Experiment > 7 Late - 10th September 2020 19BE E0032 Pladi Mahajan Aim > Flally adder and Soull adder using logic gates. Apparatus required > Quantity Specialization Name Dig Jook digclock Source 7400 7486 (XOR) 7408 (AND) 7432 (OR)

Touth table | Swolen equation / logic disgram -> i) Italy adder Thath table -Output Input A - 00 1 1 A B warry burn B-> 01101 0 0 Sum -> 0 1 1 0 carry - 00 or Boolean equation → sum → AB + AB = ADB Logic digram -> AB B NOR Sum
A + B D wory

2) Full adder Truth table A= 0000 1111 C > 0 1 0 1 0 1 0 1 0110110 Seem > ABC + ABC + ABC + ABC = A (BAC) + A (BOC) $\bar{A}(B\oplus C) + A(B\oplus C)$ ADBEC - ABC+ABC+ABC = C(ADB) + AB [= 1 + C = 1]

Logic digram Result & inferences A full adder comprises of two hely adders. The result of first adder her a sum of ADB & AB which in turn, are present in full adders. This ADB its added again with C as half adder so we get a full adder.

Simulation Diagram And Output:-



