```
* SPICE export by:  S-Edit 16.01
* Export time:      Thu Oct 08 23:43:30 2026
* Design:           123
* Cell:             Cell0
* Interface:        view0
* View:             view0
* View type:        connectivity
* Export as:        top-level cell
* Export mode:      hierarchical
* Exclude empty cells: yes
* Exclude .model:   no
* Exclude .end:     no
* Exclude simulator commands:     no
* Expand paths:     yes
* Wrap lines:       no
* Root path:        C:\New folder\123
* Exclude global pins:   no
* Exclude instance locations: no
* Control property name(s): SPICE

********* Simulation Settings - General Section *********

***** Top Level *****
MNMOS_1 Out In Gnd 0 NMOS W=270n L=180nAS=243f PS=2.34uAD=243f PD=2.34u $ $x=0 $y=-200 $w=400
$h=600
MPMOS_1 Out In Vdd Vdd PMOS W=810n L=180nAS=729f PS=3.42uAD=729f PD=3.42u $ $x=0 $y=600 $w=400
$h=600

********* Simulation Settings -Analysis Section *********
.lib "C:\Users\mahak\Downloads\Tanner_v16\Tanner_v16\BPTM_Models files\180nm.md"
vdd Vdd Gnd 1.8
Vin In Gnd 1.8
.dc Vin 0 1.8 0.01
.print v(In) v(Out)


********* Simulation Settings -Additional SPICE Commands *********

.end
```