An-Najah National University Faculty of Engineering and Information Technology Computer Engineering Department

Digital Circuit Design II (10636321) Due to 22/11/2021

HW1: (ILOs: III) Points: 20

Complete the following VHDL code to implement a system that searches for a specific pattern of bits (X) within another given data (D). Your system should reverse the bit sequence in each occurrence of the given pattern. The result (Q) should include the give data after modification.

Your system should fulfill the following requirements:

- If the enable input is asserted to '1', the system will start the search and replace processes on the rising edge of the input clock.
- The Asynchronous reset has the highest priority. When it is activated (reset =1), the outputs are cleared.

e.g. X = 1010 D = 1101011100101000101 \rightarrow Q = 10101111000101000101

You have to submit two files:

- 1. A VHDL code to implement your design (14 Points)
- 2. A testbench file to simulate and test your design. (6 Points)

You should cover the following test cases:

| Reset | D | Χ | Enable | Duration |
|-------|------------------------|------|--------|----------------|
| 1 | - | - | - | 3 clock cycles |
| 0 | - | 1 | 0 | 3 clock cycles |
| 0 | 10101010101010101010 | 1010 | 1 | 3 clock cycles |
| 0 | 10101010101010101010 | 0101 | 0 | 3 clock cycles |
| 0 | 1111111111111111111111 | 0000 | 1 | 3 clock cycles |
| 0 | 00001111000011110001 | 0011 | 1 | 3 clock cycles |