


# Design and Simulation of a 3-Stage BJT Amplifier using PSpice

## Section 1: Designing the 3rd Stage




Start with this circuit.

Choose a Desired value for RB2.

Simulate the circuit in PSPICE and obtain the values of  $I_b$ ,  $I_c$ , then calculate the value of  $\beta$  based on them.

## Simulation Results:



$R_{B2}$  was chosen to be  $100k$ .

Based on the simulation results  $V_{CE}$  can be calculated as follows:

$$V_{CE} = 12.66v - 5.431v = 7.229v$$

Because  $V_{CE} > V_{CE,sat}$ , it can be inferred that the transistor is operating in the active region.

### Exercise 1.1) Find the value of $\beta$


$$\beta = \frac{I_c}{I_b} = \frac{3.908mA}{27.78\mu A} = 140.7$$

### Exercise 1.2) Find the value of $V_{BE_{ON}}$

$$KVL : V_{BE} = 6.111v - 5.431v = 0.68v$$

### Exercise 1.3) Choose the value of $R_{B2}$ such that $I_C = 5mA$ .

Theoretical Calculations:



$$V_{th} = \frac{15 R_{B2}}{100 + R_{B2}}$$

$$R_{th} = 100 \parallel R_{B2}$$


$$KVL I: V_{th} - R_{th} \frac{I_c}{\beta} - V_{BE,ON} - 1.38 I_e = 0$$

$$\rightarrow \frac{15 R_{B2}}{100 + R_{B2}} - \frac{100 R_{B2}}{100 + R_{B2}} \times \frac{5}{140.7} - 0.68 - \frac{1.38 \times 5}{10.793} = 0$$

$$\rightarrow \frac{11.45 R_{B2}}{100 + R_{B2}} = 7.529$$



$$11.45 R_{B2} = 762.9 + 7.529 R_{B2} \rightarrow R_{B2} = 199.66 k\Omega$$



This Result can be confirmed after simulation:



## Exercise 1.4) Find $A_{vs}$

After AC Sweep Simulation:





$$V_s = 20\text{mV}, V_{out} = 19.92\text{mV} \rightarrow A_{vs} = 0.996$$


## Exercise 1.5) Calculate the Input Impedance


Theoretical Calculations:

$$\left. \begin{array}{l} V_T = 0.025\text{V} \\ I_{C3} = 5\text{V} \end{array} \right\} \rightarrow g_{m3} = \frac{I_C}{V_T} = 200\text{ms} \rightarrow \frac{1}{g_{m3}} = 5\Omega \rightarrow r_{\pi3} = \frac{\beta}{g_{m3}} = 703.5\Omega$$

$$R_{in} = R_{th_3} \parallel [r_{\pi_3} + (\beta + 1)(R_E)] = 66.6 \parallel [0.7 + 141.7 \times 1.38] = 66.6 \parallel 196.2 = 49.7 \text{ k}\Omega$$

Simulation results: 50k







## Exercise 1.6) Calculate the Maximum Symmetrical Swing of $V_{CE}$


Theoretical Calculations:

$$\text{swing \#3: } \begin{cases} \Delta_1 = V_{CEQ} - V_{CE, \text{sat}} = 4.85 \text{ V} \\ \Delta_2 = R_{ac} I_{CQ} = (0.6 + 1.38) \cdot 4.5 = 9.9 \text{ V} \end{cases} \Rightarrow \max \Delta V_{CE3} = \min(\Delta_1, \Delta_2) = 4.85 \text{ V}$$

Simulation Results:




$$\Delta V_{CE} = 4.85v$$




$$\Delta V_{CE} = 6v$$

**Exercise 1.7) Calculate the Maximum Symmetrical Swing of the Output**



$$\Delta V_o = \Delta V_E = 3.75v$$





$$\Delta V_o = \Delta V_E = 4.1v$$


### Exercise 1.8) Calculate the Maximum Symmetrical Swing of the Input

$$\begin{aligned} \Delta I_c &= \frac{\Delta V_{CE}}{R_{ac}} \Rightarrow \left. \begin{aligned} \Delta V_o &= \Delta I_c \times R_{Em3} \end{aligned} \right\} \rightarrow \Delta V_o = \Delta V_{CE} \times \frac{R_{Em3}}{R_{ac}} = \Delta V_{CE} \times \frac{R_{Em3}}{R_{c03} + R_{Em3}} = 4.85 \times \frac{1.38}{1.38 + 0.6} = 3.38V \\ \Delta V_o &= A_{Vs} \Delta V_s \rightarrow \Delta V_{s3} = \frac{\Delta V_{o3}}{A_{Vs3}} = \frac{3.38}{0.996} = 3.39V \end{aligned}$$

### Exercise 1.9) What is the reason for using the common collector circuit for the third stage?

It is customary to use the common collector circuit as the last stage because it has a large input impedance and a small output impedance. It is suitable for connecting to the output load, and it also does not have much effect on the gain.

## Section 2: Second Stage



### Exercise 2.1) Why is the Emitter Degenerated circuit chosen for the second stage in amplifiers?

The Emitter Degenerated circuit is preferred for the second stage due to its ability to maintain stability against fluctuations in  $\beta$ . Moreover, it significantly enhances voltage gain, making it a strategic choice for optimizing amplifier performance.

### Exercise 2.2) Choose the value of $R_{C02}$ such that $I_C = 1mA$ and $3 > |A_v| > 3.1$ .

Theoretical Calculations:

$$I_{C2} = 1mA \rightarrow g_{m2} = \frac{I_{C2}}{V_T} = 40ms \rightarrow \frac{1}{g_{m2}} = 25\Omega \rightarrow r_{\pi2} = \frac{\beta}{g_{m2}} = 3.05k\Omega$$




$$A_{v2} = \frac{-R_{C1tot}}{R_{E1tot} + \frac{1}{g_{m2}}} = \frac{-(R_{C02} || R_{in3})}{1.7 + \frac{1}{g_{m2}}} = \frac{-(R_{C02} || 49.7k\Omega)}{1.7 + 0.025} = \frac{-(R_{C02} || 49.7k\Omega)}{1.725}$$


$$\underline{3 < |A_{v2}| < 3.1} \rightarrow 3 < \frac{R_{C02} || 49.7}{1.725} < 3.1 \rightarrow 5.175 < R_{C02} || 49.7 < 5.348$$

$$\rightarrow 0.187 < \frac{1}{R_{C02}} + \frac{1}{49.7} < 0.193 \rightarrow 0.1669 < \frac{1}{R_{C02}} < 0.1729 \rightarrow 5.78 < R_{C02} < 5.99$$

$$R_{C02} = 5.85k\Omega$$

### Exercise 2.3) Find the voltage Gain





$$V_s = 10mv, V_{out} = 30mv \rightarrow A_{vs3} = 3$$



## Exercise 2.4) Calculate the Input Impedance

Theoretical Calculations:

$$\beta_2 = \frac{I_{C2}}{I_{B2}} = 122$$

$$R_{in2} = [r_{\pi2} + (\beta+1)R_{E2}] \parallel 320 \parallel 80 = \underbrace{[3.05 + (123)(1.7)]}_{212.15} \parallel \underbrace{320 \parallel 80}_{64} = 49.2 \text{ k}\Omega$$

Simulation Result:  $R_{in} = 50k$



## Section 3: First Stage

**Exercise 3.1) Why is the Common Base circuit chosen for the first stage in amplifiers?**

The Common Base circuit has low input impedance and usually has high voltage gain. Also it tends to exhibit better high-frequency response compared to other configurations, making it suitable for applications where signal bandwidth is important.

**Exercise 3.2) Choose the value of  $R_{B6}$  such that  $8\Omega > R_{in} > 10\Omega$ .**


$$\beta_1 = 140$$

$$R_{in1} = R_{E1} \parallel \frac{1}{g_{m1}} = 0.54 \parallel \frac{1}{g_{m1}} \rightarrow \frac{1}{R_{in1}} = \frac{1}{0.54} + g_{m1} \xrightarrow{\substack{8\Omega < R_{in} < 10\Omega \\ R_{in} \times 10^3 \rightarrow \dots}} 100 < \frac{1}{R_{in}} < 125$$

$$\rightarrow 100 < \frac{1}{0.54} + g_{m1} < 125 \rightarrow 98.15 < g_{m1} < 125.15 \xrightarrow[g_{m1} = \frac{I_{C1}}{V_T}]{\substack{g_m = \frac{I_{C1}}{V_T} \\ \times \frac{1}{40}}} 2.45 < I_{C1} < 3.13$$

$$\xrightarrow{\text{بـ ١}} I_{C1} = 2.8 \text{ mA}$$



DC analysis



$$V_{th} = \frac{15 R_{B6}}{50 + R_{B6}}, \quad R_{th} = \frac{50 R_{B6}}{50 + R_{B6}}$$

$$\text{KVL: } V_{th} - R_{th} I_{B1} - V_{BE,ON} - 0.54 I_{C1} \rightarrow \frac{15 R_{B6}}{50 + R_{B6}} - \frac{50 R_{B6} \times \frac{2.8}{140}}{50 + R_{B6}} = 0.68 + 0.54 \times 2.8$$

$$\rightarrow \frac{14 R_{B6}}{50 + R_{B6}} = 2.19 \rightarrow 14 R_{B6} = 109.5 + 2.19 R_{B6} \rightarrow 11.81 R_{B6} = 109.5 \rightarrow R_{B6} = 9.27 \text{ k}\Omega$$



$$R_{in1} = 29\Omega - 20\Omega = 9\Omega$$

**Exercise 3.3)** Choose the value of  $R_{Co1}$  such that  $A_v > 275$ .


Theoretical Calculation:

$$A_{v_1} = (R_{C1} || R_{L1}) \cdot g_{m1} = (R_{C1} || R_{in2}) (112) = (R_{C1} || 49.2) (112)$$

$$A_v > 275 \rightarrow R_{C1} || 49.2 > 2.46 \rightarrow \frac{1}{R_{C1}} + \frac{1}{49.2} < \frac{1}{2.46} \rightarrow \frac{1}{R_{C1}} < 0.386$$

$$\rightarrow R_{C1} > 2.58 \xrightarrow{\text{انتخاب}} \underline{R_{C1} = 4k\Omega} \rightarrow A_{v_1} = 120$$

Simulation Results:




**Exercise 3.4) Calculate the value of  $A_{vs1}$**

$$A_{vs1} = \frac{R_{in}}{R_s + R_{in}} A_v = \frac{8.78}{8.78 + 20} \times 316.69 = 96.6$$

**Exercise 3.5) Calculate the value of  $A_{V_{tot}}$**

$$A_v = A_{v1} \times A_{v2} \times A_{v3} = 120 \times 30 \times 0.996 \approx 360$$





### Exercise 3.7) If we don't use capacitors in the connections between different stages, what problems might we encounter?

1. **Noise and Interference Transmission:** Capacitors are used to allow the passage of AC signals (time-varying signals) and filter out high-frequency noise. Without capacitors in inter-stage connections, electromagnetic noise and disturbances may propagate along the transmission path and affect higher stages.
2. **Impedance Mismatch:** Capacitors can assist in impedance matching between different stages. The absence of capacitors may lead to power transmission losses and energy dissipation in the connections.
3. **Phase Shift:** Capacitors can introduce phase shifts in AC signals, influencing the behavior and frequency response of circuits. Not using capacitors may result in unintended phase shifts.
4. **Optimal Bandwidth Utilization:** In circuits with high frequencies, capacitors play a crucial role in signal transmission. Not using capacitors may restrict the bandwidth of the circuits, reducing efficiency at higher frequencies.