

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5  ENTITY s16_3a IS
6      PORT (
7          clk : IN STD_LOGIC;
8          s   : IN STD_LOGIC;
9          x, y : OUT STD_LOGIC
10     );
11 END ENTITY;
12
13 ARCHITECTURE behavioral OF s16_3a IS
14     SIGNAL q : STD_LOGIC_VECTOR(4 DOWNTO 0) := "00000";
15     SIGNAL a, b, c, d, e, f, g, h, i, j, k, l, m, n, o : STD_LOGIC := '0';
16 BEGIN
17
18     -- flipflops
19     ff : PROCESS (clk)
20     BEGIN
21         IF rising_edge(clk) THEN
22             q(4) <= c;
23             q(3) <= f;
24             q(2) <= i;
25             q(1) <= l;
26             q(0) <= o;
27         END IF;
28     END PROCESS;
29
30     -- combinational logic
31     a <= ((NOT s) AND q(0));
32     b <= (s AND q(3));
33     c <= a OR b;
34
35     d <= (NOT s) AND q(4);
36     e <= s AND q(2);
37     f <= d OR e;
38
39     g <= (NOT s) AND q(3);
40     h <= s AND q(1);
41     i <= g OR h;
42
43     j <= (NOT s) AND q(2);
44     k <= s AND q(0);
45     l <= j OR k;
46
47     m <= (NOT s) AND q(1);
48     n <= s AND q(4);
49     o <= m OR n;
50
51     --outputs
52     x <= q(1);
53     y <= q(0);
54
55 END ARCHITECTURE behavioral;

```