

STATE MACHINE		
name	uart_fsm	
clock	clk	posedge
reset_signal	reset	posedge
reset_state	state0	
INPUTS		
clk		
reset	0	
start	0	
txdata[7:0]	"00000000"	
OUTPUTS		
TxD	1	statebit
done	0	statebit
count[3:0]	0	regdp
STATES		
TxD	1	output
done	0	output
count[3:0]	0	output
TRANSITIONS		
equation	1	def_type

