

STATE MACHINE		
name	def_name	
clock	clk	posedge
reset_signal	reset	posedge
reset_state	state0	
INPUTS		
d	0	
clk		
reset		
OUTPUTS		
pha	0	statebit
phb	0	statebit
STATES		
pha	0	output
phb	0	output
TRANSITIONS		
equation	1	def_type

