

| STATE MACHINE |          |          |
|---------------|----------|----------|
| name          | def_name |          |
| clock         | clk      | posedge  |
| reset_signal  | reset    | posedge  |
| reset_state   | state0   |          |
| INPUTS        |          |          |
| clk           | 0        |          |
| reset         | 0        |          |
| start         | 0        |          |
| incr          | 0        |          |
| stop          | 0        |          |
| OUTPUTS       |          |          |
| clk_out       |          | statebit |
| timer[17:0]   |          | regdp    |
| STATES        |          |          |
| clk_out       |          | output   |
| timer[17:0]   |          | output   |
| TRANSITIONS   |          |          |
| equation      | 1        | def_type |

