

STATE MACHINE

name	w22_2	
clock	clk	posedge
reset_signal	reset	posedge
reset_state	st0	

INPUTS

b[1:0]	
clk	

OUTPUTS

y	statebit
---	----------

STATES

y	output
---	--------

TRANSITIONS

equation	1	def_type
----------	---	----------

