

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5  ENTITY s25_3 IS
6      PORT (
7          clk : IN STD_LOGIC;
8          d_in : IN STD_LOGIC;
9          y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
10     );
11 END ENTITY;
12
13 ARCHITECTURE behavioral OF s25_3 IS
14
15     -- q(4), q(3), q(2) are the three upper flip-flops
16     -- q(1), q(0) are the 2-bit counter outputs: y1, y0
17     SIGNAL q : STD_LOGIC_VECTOR(4 DOWNTO 0) := "00000";
18
19     SIGNAL a : STD_LOGIC;
20     SIGNAL b : STD_LOGIC;
21     SIGNAL c : STD_LOGIC;
22     SIGNAL d : STD_LOGIC;
23     SIGNAL e : STD_LOGIC;
24     SIGNAL f : STD_LOGIC;
25     SIGNAL g : STD_LOGIC;
26     SIGNAL x : STD_LOGIC;
27
28 BEGIN
29     x <= (NOT q(4)) AND q(3) AND (NOT q(2));
30
31     -----
32     -- Combinational Circuits
33     -----
34     a <= (NOT x) AND q(1);
35     b <= q(1) AND (NOT q(0));
36     c <= x AND (NOT q(1)) AND q(0);
37
38     e <= (NOT x) AND q(0);
39     f <= x AND (NOT q(0));
40
41     d <= a OR b OR c;
42     g <= e OR f;
43
44     -----
45     -- Flip-flops
46     -----
47     PROCESS (clk)
48     BEGIN
49         IF rising_edge(clk) THEN
50             --upper part
51             q(2) <= q(3);
52             q(3) <= q(4);
53             q(4) <= d_in;
54
55             -- 2-bit counter
56             q(1) <= d;
57             q(0) <= g;
58         END IF;
59     END PROCESS;
60
61     -----
62     -- Outputs
63     -----
64     y <= q(1 DOWNTO 0);
65 END ARCHITECTURE behavioral;

```