

STATE MACHINE

name	uart2
clock	clk
reset_signal	reset
reset_state	idle

posedge
posedge

INPUTS

clk
reset
start
count[3:0]

OUTPUTS

s_out
count[3:0]

STATES

s_out
count[3:0]

TRANSITIONS

equation

