

UNIVERSITY OF TEHRAN

Electrical and Computer Engineering Department

Digital Logic Design, ECE 367, ECE 894, Spring 1399-1400

Yosys, Synthesis tool

Yosys is an open-source tool that can be used to synthesize RTL design. you can use it in each level and it can convert behavior or structural designs to gate-level. See http://www.clifford.at/yosys to know more about yosys.

It needs components library for synthesis, which can be designed in accordance with the desired technologies." yosys_presentation.pdf" and "yosys_manual.pdf" files are attached for more information. A number of files are attached to the document. To perform the synthesis, these files and the design code are placed in same directory. The synthesis steps are as follows.

Open yosys.exe as shown in Fig. 1, then you will see the yosys window on the right.






Fig. 1

1- Step1

In Fig. 2 according to red box 1, write command "read_verilog YYYY.v" to read your Verilog source file with name of YYYY.v. After execution, a successful message is given.

2- Step2

In Fig. 2 according to red box 2, write command "synth -auto-top" to synthesis top level module. The last few lines of the output of step 2 can be seen in Fig. 3.

3- Step3

In Fig. 3 according to red box3, write command "dfflibmap -liberty mycells.lib" to map registers to hardware flip flops. The results of step 3 can be seen in Fig. 4.

4- Step4

In Fig. 4 according to red box4, write command "abc -liberty mycells.lib" to map logic to available hardware gates and performs optimization. This step done based on "mycells" library. The result of step 4 can be seen in Fig. 5.

```
yosys -- Yosys Open SYnthesis Suite

Copyright (C) 2012 - 2016 Clifford Wolf <clifford@clifford.at>

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAYAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER FORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Yosys 0.7 (git shal 61f6811, 1686 1. Read Verilog source file and convert to internal representation.

Yosys's read_verilog example.v

1. Executing Verilog-2005 frontend.
Parsing Verilog input from example feenerating RILLI representation for Successfully finished Verilog from yosys's synth -auto-top
```

Fig. 2

```
= example ===
                                                             result of step2
   Number of wires:
                                               9
   Number of wire bits:
                                               9
   Number of public wires:
                                               4
   Number of public wire bits:
   Number of memories:
                                               0
   Number of memory bits:
Number of processes:
Number of cells:
                                               0
                                               0
     $_MUX_
$_NAND_
      $_NOT_
      $_OAI3_
2.24. Executing CHECK pass (che checking module example..
                                         3. Map registers to hardware flip-flops.
found and reported 0 problems.
yosys> dfflibmap -liberty mycells.lib
```

Fig. 3

```
3. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).

cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.

create mapping for $_DFF_N_ from mapping for $_DFF_P_.

final dff cell mappings:

DFF_DFF_N_(.C(-C), D(D), .Q(Q));

DFF_DFF_P_(.C(-C), D(D), .Q(Q));

unmapped dff cell: $_DFF_NN0_

unmapped dff cell: $_DFF_NN1_

unmapped dff cell: $_DFF_NN1_

unmapped dff cell: $_DFF_PN0_

unmapped dff cell: $_DFF_PN1_

unmapped dff cell: $_DFF_PN1_

unmapped dff cell: $_DFFS_NNN_

unmapped dff cell: $_DFFSR_NNN_

unmapped dff cell: $_DFFSR_NNP_

unmapped dff cell: $_DFFSR_NNP_

unmapped dff cell: $_DFFSR_PNP_

unmapped dff cell: $_DFF
```

Fig. 4

5- Step5

In Fig. 5 according to red box5, write command "write_verilog -noattr XXX.v" to write final synthesis result to output files with name of XXX.v. sub command "-noattr" removes attributes in synthesis result.

```
BC: + strash
ABC: + dc2
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig
ABC: + retime -o
ABC: + strash
                                                                result of step4
ABC: + dch -f
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif
4.1.2. Re-integrating ABC results.
ABC RESULTS:
                            NAND cells:
ABC RESULTS:
                             NOT cells:
                                                  2
5
3
ABC RESULTS:
                      internal signals:
                                                        5. Write final synthesis result to output
ABC RESULTS:
ABC RESULTS:
                         input signals:
                                                                        file.
                        output signals:
Removing temp directory.
yosys> write_verilog -noattr simple_synth.v
```

Fig. 5

Finally, your Verilog source converts to gate-level structure and stores in output Verilog file. Left side of Fig. 6 shows Verilog source by assign statement and right side shows synthesis output by gate structure.




Fig. 6