



①

$$w = ab + \bar{a}b$$




③

worst case delay




(4)



The worst case scenario occurs when all 4 PMOS transistors want to send ToZ as output and because they are in series it takes  $\boxed{36\text{ns}}$ .


5

B[0:3] A[0:3]




7

MCIX:




$$W = AS + BS$$

AND:



$$W = A\bar{A} + AB = AB$$


OR:



$$W = A\bar{B} + BB = A\bar{B} + B$$


AB	$A\bar{B}$	B	W
00	0	0	0
01	0	0	0
11	0	1	1
10	1	0	1

Not Gate:





$$W = \bar{A}\bar{A} + A\bar{A} = \bar{A} + A\bar{A} = \bar{A}$$

XOR Gate:



$$W = A\bar{B} + \bar{A}B$$

⑧ If we have two numbers and represent those like this:  $a[0:n]$  and  $b[0:n]$ , now we can assume the most significant bit of two numbers as A and B. To detect overflow we can XOR Cin and Cout together and calculate Cin we can calculate A.B.



number of transistors = 10

worst-case:  $\left\{ \begin{array}{l} A=1 \\ B=1 \\ Cout=1 \end{array} \right\} \rightarrow 9 + 7 + 9 + 9 + 5 = 39ns$





9

$a_1$	$b_1$	$a_0$	$b_0$	$w$
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$a_1 \backslash b_1 b_0$	00	01	11	10
00	1			
01		1		
11			1	
10				1

$$\begin{aligned}
 w &= \bar{a}_1 \bar{a}_0 \bar{b}_1 \bar{b}_0 + \bar{a}_1 a_0 \bar{b}_1 b_0 + a_1 a_0 b_1 b_0 + a_1 \bar{a}_0 b_1 \bar{b}_0 \\
 &= \bar{a}_1 \bar{b}_1 (\bar{a}_0 \bar{b}_0 + a_0 b_0) + a_1 b_1 (a_0 b_0 + \bar{a}_0 \bar{b}_0) \\
 &= (\bar{a}_1 \bar{b}_1 + a_1 b_1) (\bar{a}_0 \bar{b}_0 + a_0 b_0) \\
 &= (a_1 \otimes b_1) (a_0 \otimes b_0)
 \end{aligned}$$



number of transistors = 24  
 worst-case delay =