



Two input nand

```
`timescale 1ns/1ns

module TwoINand(input a, b, output w);
    supply1 Vdd;
    supply0 Gnd;
    wire y1;
    pmos #(5,6,7) T1(w, Vdd, a), T2(w, Vdd, b);
    nmos #(3,4,5) T3(y1,Gnd,a), T4(w,y1,b);
endmodule
```

```
Two input nand testbench
`include "TwoInputNand.v"
`timescale 1ns/1ns
module TwoINand_TB();
    reg aa=0,bb=0;
    wire ww;
    TwoINand two_nand(.a(aa), .b(bb), .w(ww));
    initial begin
        #15
        #20 aa=1;
        #30 bb=1;
        #40 aa=0; bb=0;
        #55 aa=1;bb=1;
        #20 $stop;
    end
endmodule
```





sam


Tri-State Buffer


```
`timescale 1ns/1ns

module TriStateBuffer(input en, a, output w);
    supply1 Vdd;
    supply0 Gnd;
    wire y1, y2, y3;
    pmos #(5,6,7) T1(y1,Vdd,en), T3(y2,Vdd,a), T4(w,y2,y1);
    nmos #(3,4,5) T2(y1,Gnd,en), T5(y3,Gnd,a), T6(w,y3,en);
endmodule
```

Tri-State Buffer testbench `include "TriStateBuffer.v" `timescale 1ns/1ns module TriStateBufferTb(); reg en=0,bb=0; wire ww; TriStateBuffer tri_state(.en(en), .a(bb), .w(ww)); initial begin #15 #20 en=1; #35 bb=1; #50 en=0; bb=0;#70 en=1;bb=1; #20 \$stop; end

endmodule





Three input nand


```
`timescale 1ns/1ns


module ThreeInputNand(input a,b,c, output w);
    supply1 Vdd;
    supply1 Gnd;


    wire y1,y2;
    pmos #(5,6,7) T1(w,Vdd,a), T2(w,Vdd,b), T3(w,Vdd,c);
    nmos #(3,4,5) T4(w,y2,a), T5(y2,y1,b), T6(y1,Gnd,c);
endmodule
```

Four input nand `timescale 1ns/1ns module FourInputNand(input a,b,c,d, output w); supply1 Vdd; supply1 Gnd; wire y1,y2,y3; pmos #(5,6,7) T1(w,Vdd,a), T2(w,Vdd,b), T3(w,Vdd,c), T4(w,Vdd,d); nmos #(3,4,5) T5(w,y3,a), T6(y3,y2,b), T7(y2,y1,c), T8(y1,Gnd,d); endmodule

```
Nand 4-To-1 MUX testbench
`include "4To1MUX.v"
`timescale 1ns/1ns
module NandMUXTB();
    reg aa=0,bb=0,cc=0,dd=0,ss0=1,ss1=1;
    wire ww;
    NandMUX mux(aa,bb,cc,dd,ss0,ss1,ww);
    initial begin
        #50
        #50 aa=1; ss0=0; ss1=0;
        #50 bb=1; ss1=1;
        #50 dd=1; ss0=1; ss1=1;
        #50 ss0=0; ss1=1;
        #50 $stop;
    end
endmodule
```








12 ns (Tri_state To1) _ worst_case _ 38 ns _ To1

```
Tri-State Buffer 4-To-1 MUX
`include "TriStateBuffer.v"
`timescale 1ns/1ns
module TriStateMUX(input a,b,c,d,s0,s1, output w);
    supply1 Vdd;
    supply0 Gnd;
    wire s0 inv, s1 inv;
    wire mux1 out, mux2 out;
    TriStateBuffer invert_s0(.en(Vdd), .a(s0), .w(s0_inv));
    TriStateBuffer invert_s1(.en(Vdd), .a(s1), .w(s1_inv));
    TriStateBuffer select_a(.en(s0_inv), .a(a), .w(mux1_out));
    TriStateBuffer select_b(.en(s0), .a(b), .w(mux1_out));
    TriStateBuffer select_c(.en(s0_inv), .a(c), .w(mux2_out));
    TriStateBuffer select_d(.en(s0), .a(d), .w(mux2_out));
    TriStateBuffer select_mux1(.en(s1_inv), .a(mux1_out), .w(w));
    TriStateBuffer select_mux2(.en(s1), .a(mux2_out), .w(w));
endmodule
```

```
Tri-State Buffer 4-To-1 MUX testbench
`include "TriState4To1MUX.v"
`timescale 1ns/1ns
module TriStateMUXTB();
    reg aa=1,bb=0,cc=1,dd=0,ss0=0,ss1=0;
    wire w;
    TriStateMUX tri_state_mux(aa,bb,cc,dd,ss0,ss1,w);
    initial begin
        #100
        #30 ss0=1;ss1=1;
        #50 bb=0; dd=0;
        #30 ss0=0;
        #30 ss1=0;
        #50 $stop;
    end
endmodule
```



Nand MUX transistors 36 - Count

Tri-state MUX transistors 54 - Count

Power Consumation _ Because the number of series transistors in Nand-MUX

15 higher, Its power consumation is also higher

Nand_MUX 38 ns 45 ns
Tri-state 4 ons 38 ns

```
Tri-State buffer MUX vs Nand MUX
`include "TriState4To1MUX.v"
`include "4To1MUX.v"
`timescale 1ns/1ns
module TriStateMUXCompareNandMUXTB();
    reg aa=0, bb=0, cc=0, dd=0, s0=0, s1=0;
    wire ww1,ww2;
    NandMUX nand_mux(aa,bb,cc,dd,s0,s1,ww1);
    TriStateMUX tri_state(aa,bb,cc,dd,s0,s1,ww2);
    initial begin
        #50
        #100 s0=1; s1=1;
        #100 bb=1;dd=1;
        #100 aa=1;cc=1;
        #100 $stop;
    end
endmodule
```

