Half and Full Adder written in VHDL

Mahdi Haghverdi

October 30, 2023

1

Contents

1 Half Adder Source Code

2	Full Adder Source Code	
3	Concurrent Test Bench Source Code	
	3.1 Output Signals	
	3.1.1 GTKWave Output	
	3.2 Explanation	•
4	Process Based Test Bench Source Code	
	4.1 Output Signals	
	4.1.1 Compilation Output	
	4.1.2 GTKWave Output	
	4.2 Explanation	
$\frac{1}{1}$	Half Adder Source Code	
li	Half Adder Source Code brary ieee; e ieee.std_logic_1164.all;	
li us	brary ieee; e ieee.std_logic_1164.all;	
li us en	brary ieee; e ieee.std_logic_1164.all; tity half_adder is	
li us en	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (
li us en	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (i, ii : in std_logic;	
li us en po	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (
li us en po	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (i, ii : in std_logic; sum, carry : out std_logic	
li us en po	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (i, ii : in std_logic;	
li us en po	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (i, ii : in std_logic; sum, carry : out std_logic	
li us en po); en	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (i, ii : in std_logic; sum, carry : out std_logic d half_adder;	
li us en po); en	brary ieee; e ieee.std_logic_1164.all; tity half_adder is rt (i, ii : in std_logic; sum, carry : out std_logic d half_adder; chitecture arch of half_adder is	

end arch;

2 Full Adder Source Code

```
library ieee;
2 use ieee.std_logic_1164.all;
3
   entity full_adder is
4
      port (
5
6
          a, b, ci : in std_logic;
          s, c : out std_logic
8
       );
9
   end full_adder;
10
11
   architecture arch of full_adder is
   component half_adder
13
14
       port (
15
          i, ii : in std_logic;
16
          sum, carry : out std_logic
17
       );
18
   end component;
19
20 for half_adder_0: half_adder use entity work.half_adder;
21 for half_adder_1: half_adder use entity work.half_adder;
22 signal asb, aab, asbco: std_logic;
23
24 begin
25 half_adder_0: half_adder port map(
      -- entity-signal-name => local-signal-name
26
27
       i => a,
28
       ii => b,
29
       sum => asb,
       carry => aab
30
31 );
32
33
   half_adder_1: half_adder port map(
34
       i \Rightarrow asb,
35
       ii => ci,
       sum => s,
36
37
       carry => asbco
38
   );
39
40 c <= aab or asbco;
41 end arch;
```

3 Concurrent Test Bench Source Code

```
library ieee;
   use ieee.std_logic_1164.all;
3
   entity full_adder_tb is
4
   end full_adder_tb;
5
6
   architecture tb of full_adder_tb is
8
       signal a, b, ci : std_logic; -- inputs
9
       signal sum, carry : std_logic; -- outputs
10 begin
   -- connecting testbench signals with full_adder.vhdl
11
   UUT : entity work.full_adder port map
         (a \Rightarrow a, b \Rightarrow b, ci \Rightarrow ci, s \Rightarrow sum, c \Rightarrow carry);
13
14
15
       -- inputs
16
       -- ci ba
17
       -- 0 00 at 0 ns
18
       -- 0 01 at 20 ns
       -- 0 10 at 40 ns
19
20
       -- 0 11 at 60 ns
21
       -- 1 00 at 80 ns
22
       -- 1 01 at 100 ns
       -- 1 10 at 120 ns
23
24
       -- 1 11 at 140 ns
       -- 1 11 at 160 ns
25
26
       a <= '0',
27
28
             '1' after 20 ns,
29
             '0' after 40 ns,
             '1' after 60 ns,
30
31
             '0' after 80 ns,
             '1' after 100 ns,
32
             '0' after 120 ns,
33
34
             '1' after 140 ns,
             '1' after 160 ns;
35
       b <= '0',
36
             '1' after 40 ns,
37
             '0' after 80 ns,
38
39
             '0' after 120 ns,
             '1' after 140 ns,
40
             '1' after 160 ns;
41
```

```
42 ci <= '0',

43 '1' after 80 ns,


44 '1' after 120 ns,

45 '1' after 160 ns;

46 end tb;
```

3.1 Output Signals

3.1.1 GTKWave Output



3.2 Explanation

In the UUT entity of the test bench, we first use the full adder that we wrote, and then concurrently, we pass the commented truth table to the inputs of the full adder, the desired output should exists on the GTKWave output, in which it is.

4 Process Based Test Bench Source Code

```
library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity full_adder_process_tb is
   end full_adder_process_tb;
5
6
   architecture tb of full_adder_process_tb is
8
       signal a, b, ci : std_logic; -- inputs
9
       signal sum, carry : std_logic; -- outputs
10 begin
   -- connecting testbench signals with full_adder.vhdl
11
       UUT : entity work.full_adder port map (a => a, b => b, ci
12
          => ci, s => sum, c => carry);
13
       tb1 : process
14
       constant period: time := 20 ns;
15
          begin
16
              -- a b s c
17
              -- 0 0 0 0
              -- 0 1 1 0
18
              -- 1 0 1 0
19
20
              -- 1 1 0 1
21
              a <= '0';
22
              b <= '0';
23
              ci <= '0';
24
25
              wait for period;
              assert ((sum = '0') and (carry = '0')) -- expected
26
                 output
27
              -- error will be reported if sum or carry is not 0
              report "test failed for input combination" severity
28
                 error;
29
              a <= '0';
30
              b <= '1';
31
              ci <= '0';
32
              wait for period;
33
              assert ((sum = '1') and (carry = '0'))
34
35
              report "test failed for input combination 001"
                 severity error;
36
              a <= '1';
37
```

```
38
              b <= '0';
              ci <= '0';
39
40
              wait for period;
              assert ((sum = '1') and (carry = '0'))
41
              report "test failed for input combination 010"
42
                  severity error;
43
              a <= '1';
44
              b <= '1';
45
46
              ci <= '0';
47
              wait for period;
              assert ((sum = '0') and (carry = '1'))
48
              report "test failed for input combination 011"
49
                  severity error;
50
51
              a <= '0';
52
              b <= '0';
53
              ci <= '1';
54
              wait for period;
55
              assert ((sum = '1') and (carry = '0')) -- expected
56
              -- error will be reported if sum or carry is not 0
57
58
              report "test failed for input combination 100"
                  severity error;
59
              a <= '0';
60
              b <= '1';
61
              ci <= '1';
62
63
              wait for period;
              assert ((sum = '0') and (carry = '1'))
64
              report "test failed for input combination 101"
65
                  severity error;
66
              a <= '1';
67
              b <= '0';
68
              ci <= '1';
69
              wait for period;
70
              assert ((sum = '0') and (carry = '1'))
71
              report "test failed for input combination 110"
72
                  severity error;
73
74
              a <= '1';
              b <= '1';
75
```


```
76
              ci <= '1';
77
              wait for period;
              assert ((sum = '1') and (carry = '1'))
78
              report "test failed for input combination 111"
79
                  severity error;
80
81
              assert false report "all tests passed." severity
82
83
              wait; -- indefinitely suspend process
84
       end process;
85
   end tb;
```

4.1 Output Signals

4.1.1 Compilation Output

```
> ghdl -r full_adder_process_tb --vcd=tb.vcd
test_bench.vhdl:83:13:@160ns:(assertion note): all tests passed.
```

4.1.2 GTKWave Output



4.2 Explanation

Process-based testing is another approach of writing VHDL test bench.

After instantiating the full adder that we wrote, we create a process named tb1. With the period of 20 ns which is defined as constant, we pass eight diffrent inputs to the full adder.

Then, with the assert statement, we test the output to be desired and corrent output. if it is not, we report a detailed message for the *test case*. If all the test cases pass, we report all tests passed..

This kind of testing is a little bit harder to write but has the advantage of reporting error message for the written test cases.