Simple ALU

Mahdi Haghverdi

November 8, 2023

Contents

1	AL		1
2		Signals	3

1 ALU

This ALU works but I didn't find a good solution to handle **overflow** and **carry/borrow** detection. The rest of the needed functionality works.

```
library ieee;
   use ieee.std_logic_1164.all;
3
   use ieee.numeric_std.all;
4
5
   entity ALU is
6
7
       port (
          a, b: in std_logic_vector(31 downto 0);
8
9
             : in std_logic_vector (3 downto 0);
10
             : out std_logic_vector(31 downto 0);
          z, c, ovf: out std_logic
11
12
   );
   end ALU;
13
14
15 architecture arch of ALU is
   begin
   process(m, a, b) is
18
   begin
19
       z <= '0';
20
       ovf <= '0';
       c <= '0';
21
```

```
22
23
       case m is
24
           when "0000" => -- add
25
               s <= std_logic_vector(signed(a) + signed(b));</pre>
           when "0001" => -- addu
26
27
               s <= std_logic_vector(unsigned(a) + unsigned(b));</pre>
           when "0010" => -- sub
28
29
               if signed(a) = signed(b) then
30
                  z <= '1';
31
               else
32
                  z <= '0';
33
               end if;
                  s <= std_logic_vector(signed(a) - signed(b));</pre>
34
35
           when "0011" => -- subu
36
               s <= std_logic_vector(unsigned(a) - unsigned(b));</pre>
37
           when "0100" => -- slt
               if signed(a) < signed(b) then
38
39
                  s <= (0 => '1', others => '0');
40
               else
                  s <= (others => '0');
41
42
               end if;
           when "0101" => -- sltu
43
               if unsigned(a) < unsigned(b) then
44
45
                  s <= (0 => '1', others => '0');
46
               else
                  s <= (others => '0');
47
               end if;
48
           when "0110" => -- and
49
              s <= a and b;
50
51
           when "0111" => -- or
52
               s <= a or b;
           when "1000" => -- nor
53
54
               s <= a nor b;
           when "1001" => -- xor
55
56
               s <= a xor b;
57
           when others =>
               s <= (others => 'U');
58
59
       end case;
60
   end process;
61
   end arch;
```

2 Testbench

```
library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity alu_tb is
   end alu_tb;
  architecture tb of alu_tb is
8
9
      signal a, b: std_logic_vector(31 downto 0);
      signal m : std_logic_vector (3 downto 0);
10
      signal s : std_logic_vector(31 downto 0);
11
      signal z, c, ovf: std_logic;
12
13
14
   begin
15
      UUT : entity work.alu port map (
16
         a \Rightarrow a
17
         b \Rightarrow b,
18
         m => m,
19
         s \Rightarrow s
20
         z \Rightarrow z,
21
         c => c,
22
         ovf => ovf
23
      );
24
25 m <= "0000",
26
       "0001" after 20 ns,
        "0010" after 40 ns,
27
28
        "0011" after 60 ns,
29
        "0100" after 80 ns,
        "0101" after 100 ns,
30
31
        "0110" after 120 ns,
32
        "0111" after 140 ns,
        "1000" after 160 ns,
33
34
        "1001" after 180 ns,
        "1001" after 200 ns;
35
36
   37
        "0000000000000000000000000000000000011" after 20 ns, -- add
38
39
        "0000000000000000000000000000000000011" after 40 ns, -- addu
        40
        41
```

```
42
    "0000000000000000000000000000000000011" after 120 ns, -- sltu
43
    "00000000000000000000000000000000000011" after 140 ns, -- and
44
    "00000000000000000000000000000000000011" after 160 ns, -- or
45
    46
    "000000000000000000000000000000000011" after 200 ns; -- xor
47
48
49
 b <= "0000000000000000000000000000000000",
50
    "00000000000000000000000000000000000011" after 20 ns,
51
52
    "0000000000000000000000000000000000011" after 40 ns,
    53
    54
    55
    56
57
    58
    59
    60
61 end tb;
```

2.1 Signals

