گزارش تمرین عملی دوم

مهدی حق‌وردی

۲۰ اردیبهشت ۱۴۰۲

فهرست مطالب

فصل ۱

ماژول‌های ساختار جمع

برای پیاده‌سازی عملیت جمع در این ALUاز یک Half adder یک بیتی، یک Full adder یک بیتی استفاده شده که در کنار هم یک Four bit full adder را تشکیل می‌دهند.

۱.۱ ماژول Half Adder

۱.۱.۱ کد این ماژول

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity half_adder is
    port (
        a, b : in std_logic;
        sum, carry : out std_logic
    );
end half_adder;

architecture arch of half_adder is
begin
    sum <= a xor b;
    carry <= a and b;
end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/half_adder/half_adder.vhdl

۲.۱.۱ تست‌بنچ ۱ این ماژول

```vhdl
library ieee;
```

```
2  use ieee.std_logic_1164.all;
3
4
5  entity half_adder_tb is
6  end half_adder_tb;
7
8  architecture tb of half_adder_tb is
9      signal a, b : std_logic; -- inputs
10     signal sum, carry : std_logic; -- outputs
11 begin
12     -- connecting testbench signals with half_adder.vhd
13     UUT : entity work.half_adder port map (
14             a => a,
15             b => b,
16             sum => sum,
17             carry => carry
18         );
19
20     -- inputs
21     -- ba
22     -- 00 at 0 ns
23     -- 01 at 20 ns, as b is 0 at 20 ns and a is changed to 1
           at 20 ns
24     -- 10 at 40 ns
25     -- 11 at 60 ns
26     -- 11 at 80 ns
27     a <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60
           ns, '1' after 80 ns;
28     b <= '0', '1' after 40 ns, '1' after 60 ns;
29 end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/half_adder/half_adder_tb.vhdl

۳.۱.۱ تست‌بنچ ۲ این ماژول

```
1  -- half_adder_process_tb.vhd
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity half_adder_process_tb is
7  end half_adder_process_tb;
```

```
8
9  architecture tb of half_adder_process_tb is
10     signal a, b : std_logic;
11     signal sum, carry : std_logic;
12 begin
13     -- connecting testbench signals with half_adder.vhd
14     UUT : entity work.half_adder port map (
15         a => a,
16         b => b,
17         sum => sum,
18         carry => carry
19     );
20
21     tb1 : process
22         constant period: time := 20 ns;
23         begin
24             a <= '0';
25             b <= '0';
26             wait for period;
27             assert ((sum = '0') and (carry = '0')) -- expected
                   output
28             -- error will be reported if sum or carry is not 0
29             report "test failed for input combination 00"
                   severity error;
30
31             a <= '0';
32             b <= '1';
33             wait for period;
34             assert ((sum = '1') and (carry = '0'))
35             report "test failed for input combination 01"
                   severity error;
36
37             a <= '1';
38             b <= '0';
39             wait for period;
40             assert ((sum = '1') and (carry = '0'))
41             report "test failed for input combination 10"
                   severity error;
42
43             a <= '1';
44             b <= '1';
45             wait for period;
46             assert ((sum = '0') and (carry = '1'))
```

```
47            report "test failed for input combination 11"
                  severity error;
48
49            wait; -- indefinitely suspend process
50        end process;
51    end tb;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/half_adder/half_adder_process_tb.vhdl

۴.۱.۱ خروجی simulation



۲.۱ ماژول Full Adder

۱.۲.۱ کد این ماژول

```vhdl
-- one bit full adder

library ieee;
use ieee.std_logic_1164.all;

entity full_adder is
    port (
        a, b, ci : in std_logic;
        s, c : out std_logic
    );
end full_adder;


architecture arch of full_adder is
    component half_adder
        port (
            a, b : in std_logic;
            sum, carry : out std_logic
        );
    end component;

    for half_adder_0: half_adder use entity work.half_adder;
    for half_adder_1: half_adder use entity work.half_adder;
    signal asb, aab, asbco: std_logic;

begin
    half_adder_0: half_adder port map(
        -- entity-signal-name => local-signal-name
        a => a,
        b => b,
        sum => asb,
        carry => aab
    );
    half_adder_1: half_adder port map(
        a => asb,
        b => ci,
        sum => s,
        carry => asbco
    );
```

```
40
41      c <= aab or asbco;
42  end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/full_adder/full_adder.vhdl

۲.۲.۱ تست‌بنچ ۱ این ماژول

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   entity full_adder_tb is
5   end full_adder_tb;
6
7   architecture tb of full_adder_tb is
8       signal a, b, ci : std_logic; -- inputs
9       signal sum, carry : std_logic; -- outputs
10  begin
11      -- connecting testbench signals with full_adder.vhdl
12      UUT : entity work.full_adder port map (
13          a => a,
14          b => b,
15          ci => ci,
16          s => sum,
17          c => carry
18      );
19
20      -- inputs
21      -- ci ba
22      --  0 00 at  0 ns
23      --  0 01 at 20 ns
24      --  0 10 at 40 ns
25      --  0 11 at 60 ns
26      --  1 00 at 80 ns
27      --  1 01 at 100 ns
28      --  1 10 at 120 ns
29      --  1 11 at 140 ns
30      --  1 11 at 160 ns
31
32      a <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60
            ns, '0' after 80 ns, '1' after 100 ns, '0' after 120
            ns, '1' after 140 ns, '1' after 160 ns;
```

```
33    b <= '0', '1' after 40 ns, '0' after 80 ns, '0' after 120
          ns, '1' after 140 ns, '1' after 160 ns;
34    ci <= '0', '1' after 80 ns, '1' after 120 ns, '1' after
          160 ns;
35 end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/full_adder/full_adder_tb.vhdl

۳.۲.۱ تست‌بنچ ۲ این ماژول

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4
5  entity full_adder_process_tb is
6  end full_adder_process_tb;
7
8  architecture tb of full_adder_process_tb is
9     signal a, b, ci : std_logic; -- inputs
10    signal sum, carry : std_logic; -- outputs
11 begin
12    -- connecting testbench signals with full_adder.vhdl
13    UUT : entity work.full_adder port map (
14       a => a,
15       b => b,
16       ci => ci,
17       s => sum,
18       c => carry
19    );
20    tb1 : process
21       constant period: time := 20 ns;
22       begin
23       -- a b s c
24       -- 0 0 0 0
25       -- 0 1 1 0
26       -- 1 0 1 0
27       -- 1 1 0 1
28
29       a <= '0';
30       b <= '0';
31       ci <= '0';
32       wait for period;
```

```
33        assert ((sum = '0') and (carry = '0')) -- expected
              output
34        -- error will be reported if sum or carry is not 0
35        report "test failed for input combination 000"
              severity error;
36
37        a <= '0';
38        b <= '1';
39        ci <= '0';
40        wait for period;
41        assert ((sum = '1') and (carry = '0'))
42        report "test failed for input combination 001"
              severity error;
43
44        a <= '1';
45        b <= '0';
46        ci <= '0';
47        wait for period;
48        assert ((sum = '1') and (carry = '0'))
49        report "test failed for input combination 010"
              severity error;
50
51        a <= '1';
52        b <= '1';
53        ci <= '0';
54        wait for period;
55        assert ((sum = '0') and (carry = '1'))
56        report "test failed for input combination 011"
              severity error;
57
58
59        a <= '0';
60        b <= '0';
61        ci <= '1';
62        wait for period;
63        assert ((sum = '1') and (carry = '0')) -- expected
              output
64        -- error will be reported if sum or carry is not 0
65        report "test failed for input combination 100"
              severity error;
66
67        a <= '0';
68        b <= '1';
69        ci <= '1';
```

```
70          wait for period;
71          assert ((sum = '0') and (carry = '1'))
72          report "test failed for input combination 101"
               severity error;
73
74          a <= '1';
75          b <= '0';
76          ci <= '1';
77          wait for period;
78          assert ((sum = '0') and (carry = '1'))
79          report "test failed for input combination 110"
               severity error;
80
81          a <= '1';
82          b <= '1';
83          ci <= '1';
84          wait for period;
85          assert ((sum = '1') and (carry = '1'))
86          report "test failed for input combination 111"
               severity error;
87
88
89          assert false report "all tests passed." severity note;
90          wait; -- indefinitely suspend process
91       end process;
92    end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/full_adder/full_adder_process_tb.vhdl

۴.۲.۱ خروجی simulation






GTKWave - full_adder_tb.vcd
File Edit Search Time Markers View Help
From: 0 sec To: 160 ns
Marker: 80 ns | Cursor: 0 sec
SST
full_adder_tb
Type Signals
reg a
reg b
reg carry
reg ci
reg sum
Filter:
Append Insert Replace
Signals
Time
a =0
b =0
ci =1
carry =0
sum =1
Waves
100 ns

۳.۱ Four Bit Full Adder

۱.۳.۱ کد این ماژول

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity FourBitFullAdder is
5      port (
6          input_a, input_b : in std_logic_vector (3 downto 0);
7          sum : out std_logic_vector (3 downto 0);
8          carry : out std_logic
9      );
10 end FourBitFullAdder;
11
12 architecture arch of FourBitFullAdder is
13     component full_adder
14         port (
15             a, b, ci : in std_logic;
16             s, c : out std_logic
17         );
18     end component;
19
20     for full_adder_0: full_adder use entity work.full_adder;
21     for full_adder_1: full_adder use entity work.full_adder;
22     for full_adder_2: full_adder use entity work.full_adder;
23     for full_adder_3: full_adder use entity work.full_adder;
24
25     signal carry_0_1, carry_1_2, carry_2_3 : std_logic;
26 begin
27     full_adder_0: full_adder port map (
28         a => input_a(0),
29         b => input_b(0),
30         ci => '0',
31         s => sum(0),
32         c => carry_0_1
33     );
34     full_adder_1: full_adder port map (
35         a => input_a(1),
36         b => input_b(1),
37         ci => carry_0_1,
38         s => sum(1),
39         c => carry_1_2
```

```
    );
    full_adder_2: full_adder port map (
        a => input_a(2),
        b => input_b(2),
        ci => carry_1_2,
        s => sum(2),
        c => carry_2_3
    );
    full_adder_3: full_adder port map (
        a => input_a(3),
        b => input_b(3),
        ci => carry_2_3,
        s => sum(3),
        c => carry
    );

end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/four_bit_full_adder/four_bit_full_adder.vhdl

۲.۳.۱ تست‌بنچ این ماژول

```
library ieee;
use ieee.std_logic_1164.all;


entity FourBitFullAdderTB is
end FourBitFullAdderTB;

architecture tb of FourBitFullAdderTB is
    signal a, b: std_logic_vector (3 downto 0); -- inputs
    signal sum : std_logic_vector (3 downto 0); -- outputs
    signal carry : std_logic;

begin
    -- connecting testbench signals with 4bitfa.vhdl
    UUT : entity work.FourBitFullAdder port map (
        input_a => a,
        input_b => b,
        sum => sum,
        carry => carry
    );
```

```
21
22      -- inputs and outs dec
23
24      -- bb aa           c ss
25      --  0  0 at 0 ns -> 0 0
26      --  4  4 at 20 ns -> 0 8
27      -- 12 15 at 40 ns -> 1 11
28
29      -- inputs and outs bin
30      -- 0000 0000 -> 0 0000
31      -- 0100 0100 -> 0 1000
32      -- 1100 1111 -> 1 1011
33
34      a <= "0000", "0100" after 20 ns, "1111" after 40 ns,
            "1111" after 60 ns;
35      b <= "0000", "0100" after 20 ns, "1100" after 40 ns,
            "1100" after 60 ns;
36  end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/four_bit_full_adder/four_bit_full_adder_tb.vhdl

۳.۳.۱ خروجی simulation



۴.۱ طراحی‌ها






b0
b1
b2
b3
a0
a1
a2
a3
Ci=0
FA
FA
FA
FA
c
ci
c
ci
c
ci
CO
S0
S1
S2
S3
four bit full adder

فصل ۲

ماژول‌های ساختار تفریق

۱.۲ ماژول Half Subber

۱.۱.۲ کد این ماژول

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity half_subber is
    port(
        a, b: in std_logic;
        diff, borrow : out std_logic
    );
end half_subber;

architecture arch of half_subber is
begin
    diff <= a xor b;
    borrow <= not(a) and b;
end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/half_subber/half_subber.vhdl

۲.۱.۲ تست‌بنچ ۱ ماژول

```vhdl
library ieee;
use ieee.std_logic_1164.all;


entity half_subber_tb is
```

```
6  end half_subber_tb;
7
8  architecture tb of half_subber_tb is
9      signal a, b : std_logic; -- inputs
10     signal diff, borrow : std_logic; -- outputs
11 begin
12     -- connecting testbench signals with half_subber.vhdl
13     UUT : entity work.half_subber port map (
14         a => a,
15         b => b, diff => diff,
16         borrow => borrow
17     );
18
19     -- inputs
20     -- ba           db
21     -- 00 at 0 ns -> 00
22     -- 01 at 20 ns -> 11
23     -- 10 at 40 ns -> 10
24     -- 11 at 60 ns -> 00
25     -- 11 at 80 ns -> 00
26
27     a <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60
           ns, '1' after 80 ns;
28     b <= '0', '1' after 40 ns, '1' after 60 ns;
29 end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/half_subber/half_subber_tb.vhdl

۳.۱.۲ تست‌بنچ ۲ ماژول

```
1  -- half_subber_process_tb.vhd
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6
7  entity half_subber_process_tb is
8  end half_subber_process_tb;
9
10 architecture tb of half_subber_process_tb is
11     signal a, b : std_logic;
12     signal diff, borrow : std_logic;
```

```
13 begin
14     -- connecting testbench signals with half_subber.vhd
15     UUT : entity work.half_subber port map (
16         a => a,
17         b => b,
18         diff => diff,
19         borrow => borrow
20     );
21 
22     tb1 : process
23         constant period: time := 20 ns;
24         begin
25             a <= '0';
26             b <= '0';
27             wait for period;
28             assert ((diff = '0') and (borrow = '0')) --
                   expected output
29             -- error will be reported if diff or borrow is not 0
30             report "test failed for input combination 00"
                   severity error;
31 
32             a <= '0';
33             b <= '1';
34             wait for period;
35             assert ((diff = '1') and (borrow = '1'))
36             report "test failed for input combination 01"
                   severity error;
37 
38             a <= '1';
39             b <= '0';
40             wait for period;
41             assert ((diff = '1') and (borrow = '0'))
42             report "test failed for input combination 10"
                   severity error;
43 
44             a <= '1';
45             b <= '1';
46             wait for period;
47             assert ((diff = '0') and (borrow = '0'))
48             report "test failed for input combination 11"
                   severity error;
49 
50             assert false report "all tests passed." severity
                   note;
```

```
51            wait; -- indefinitely suspend process
52        end process;
53    end tb;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/half_subber/half_subber_process_tb.vhdl

۴.۱.۲ خروجی simulation







۲.۲ ماژول Full Subber

۱.۲.۲ کد این ماژول

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity full_subber is
    port(
        a , b, borrow_in: in std_logic;
        diff, borrow_out : out std_logic
    );
end full_subber;

architecture arch of full_subber is
    component half_subber is
        port(
        a, b : in std_logic;
        diff, borrow : out std_logic
        );
    end component;

    for half_subber_0: half_subber use entity work.half_subber;
    for half_subber_1: half_subber use entity work.half_subber;
    signal adb, anab, anabi : std_logic;

begin
    half_subber_0: half_subber port map (
        a => a,
        b => b,
        diff => adb,
        borrow => anab
    );
    half_subber_1: half_subber port map (
        A => adb,
        B => borrow_in,
        diff => diff,
        borrow => anabi
    );

    borrow_out <= anab or anabi;
end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/full_subber/full_subber.vhdl

۲.۲.۲ تست‌بنچ ماژول

```vhdl
library ieee;
use ieee.std_logic_1164.all;


entity full_subber_tb is
end full_subber_tb;

architecture tb of full_subber_tb is
    signal a, b, bi : std_logic; -- inputs
    signal diff, borrow : std_logic; -- outputs
begin
    -- connecting testbench signals with full_subber.vhdl
    UUT : entity work.full_subber port map (
        a => a,
        b => b,
        borrow_in => bi,
        diff => diff,
        borrow_out => borrow
    );

    -- inputs
    -- bi ba           db
    --  0 00 at  0 ns -> 00
    --  0 01 at 20 ns -> 11
    --  1 01 at 40 ns -> 01
    --  1 11 at 60 ns -> 11

    bi <= '0', '1' after 40 ns, '1' after 60 ns;
    b <= '0', '1' after 60 ns;
    a <= '0', '1' after 20 ns, '1' after 60 ns;
end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/full_subber/full_subber_tb.vhdl

۳.۲.۲ خروجی simulation





۳.۲ ماژول Four Bit Full Subber

۱.۳.۲ کد این ماژول

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity FourBitFullSubber is
5      port (
6          input_a, input_b : in std_logic_vector (3 downto 0);
7          diff : out std_logic_vector (3 downto 0);
8          borrow : out std_logic
9  );
10 end FourBitFullSubber;
11
12 architecture arch of FourBitFullSubber is
13     component full_subber
14         port(
15         a , b, borrow_in: in std_logic;
16         diff, borrow_out : out std_logic
17         );
18     end component;
19
20     for full_subber_0: full_subber use entity work.full_subber;
21     for full_subber_1: full_subber use entity work.full_subber;
22     for full_subber_2: full_subber use entity work.full_subber;
23     for full_subber_3: full_subber use entity work.full_subber;
24
25     signal borrow_0_1, borrow_1_2, borrow_2_3 : std_logic;
26     begin
27         full_subber_0: full_subber port map (
28             a => input_a(0),
29             b => input_b(0),
30             borrow_in => '0',
31             diff => diff(0),
32             borrow_out => borrow_0_1
33         );
34         full_subber_1: full_subber port map (
35             a => input_a(1),
36             b => input_b(1),
37             borrow_in => borrow_0_1,
38             diff => diff(1),
39             borrow_out => borrow_1_2
40         );
41         full_subber_2: full_subber port map (
42             a => input_a(2),
43             b => input_b(2),
```

```
44          borrow_in => borrow_1_2,
45          diff => diff(2),
46          borrow_out => borrow_2_3
47      );
48      full_subber_3: full_subber port map (
49          a => input_a(3),
50          b => input_b(3),
51          borrow_in => borrow_2_3,
52          diff => diff(3),
53          borrow_out => borrow
54      );
55  end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/four_bit_full_subber/four_bit_full_subber.vhdl

۲.۳.۲ تست‌بنچ ماژول

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4
5   entity FourBitFullSubberTB is
6   end FourBitFullSubberTB;
7
8   architecture tb of FourBitFullSubberTB is
9       signal a, b: std_logic_vector (3 downto 0); -- inputs
10      signal diff : std_logic_vector (3 downto 0); -- outputs
11      signal borrow : std_logic;
12
13  begin
14      -- connecting testbench signals with 4bitfa.vhdl
15      UUT : entity work.FourBitFullSubber port map (
16      input_a => a,
17      input_b => b,
18      diff => diff,
19      borrow => borrow
20      );
21
22      -- inputs and outs dec
23
24      -- b a bi           d b
25      -- 0 0 0 at  0 ns -> 0 0
```

```
26      -- 0 0 1 at 20 ns -> 1 1
27      -- 0 1 0 at 40 ns -> 1 1
28      -- 0 1 1 at 60 ns -> 0 1
29      -- 1 0 0 at 80 ns -> 1 0
30      -- 1 0 1 at 100 ns -> 0 0
31      -- 1 1 0 at 120 ns -> 0 0
32      -- 1 1 1 at 140 ns -> 1 1
33
34      -- inputs and outs bin
35      -- 1000 0100 -> 0 0100
36      -- 1100 0100 -> 0 1000
37      -- 0110 1000 -> 1 1110
38
39      a <= "0000",
40           "1000" after 10 ns,
41           "1100" after 20 ns,
42           "1100" after 30 ns,
43           "0110" after 40 ns,
44           "0110" after 50 ns;
45
46      b <= "0000",
47           "0100" after 10 ns,
48           "0100" after 20 ns,
49           "0100" after 30 ns,
50           "1000" after 40 ns,
51           "1000" after 50 ns;
52  end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/four_bit_full_subber/four_bit_full_subber_tb.vhdl

۳.۳.۲ خروجی simulation



۴.۲ طراحی‌ها


a
b
d
b
half subber
a
b
bi
FS
FS
d
a
d
b
full subber
bi='0'
FS
FS
FS
FS
four bit full subber

فصل ۳

ماژول‌های ساختار ضرب

۱.۳ ماژول Four Bit Multiplier

۱.۱.۳ کد این ماژول

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity FourBitMultiplier is
5      port (
6          input_a, input_b : in std_logic_vector (3 downto 0);
7          output: out std_logic_vector (7 downto 0)
8      );
9  end FourBitMultiplier;
10
11 architecture arch of FourBitMultiplier is
12     component FourBitFullAdder
13         port (
14         input_a, input_b : in std_logic_vector (3 downto 0);
15         sum : out std_logic_vector (3 downto 0);
16         carry : out std_logic
17         );
18     end component;
19
20     for four_bit_full_adder_0: FourBitFullAdder use entity
           work.FourBitFullAdder;
21     for four_bit_full_adder_1: FourBitFullAdder use entity
           work.FourBitFullAdder;
22     for four_bit_full_adder_2: FourBitFullAdder use entity
           work.FourBitFullAdder;
23
```

```
24      signal a0b1, a0b2, a0b3 : std_logic;
25      signal input_a_0, input_b_0, input_a_1, input_b_1,
            input_a_2, input_b_2 : std_logic_vector (3 downto 0);
26      signal a1b0, a1b1, a1b2, a1b3 : std_logic;
27      signal a2b0, a2b1, a2b2, a2b3 : std_logic;
28      signal a3b0, a3b1, a3b2, a3b3 : std_logic;
29      signal sum0, sum1, sum2 : std_logic_vector (3 downto 0);
30      signal carry_0_1, carry_1_2, carry_2_3 : std_logic;
31
32      begin
33          a0b1 <= input_a(0) and input_b(1);
34          a0b2 <= input_a(0) and input_b(2);
35          a0b3 <= input_a(0) and input_b(3);
36          input_a_0 <= ('0', a0b3, a0b2, a0b1);
37          input_b_0 <= (a1b3, a1b2, a1b1, a1b0);
38
39          a1b0 <= input_a(1) and input_b(0);
40          a1b1 <= input_a(1) and input_b(1);
41          a1b2 <= input_a(1) and input_b(2);
42          a1b3 <= input_a(1) and input_b(3);
43
44          four_bit_full_adder_0: FourBitFullAdder port map (
45              input_a => input_a_0,
46              input_b => input_b_0,
47              sum => sum0,
48              carry => carry_0_1
49          );
50          a2b0 <= input_a(2) and input_b(0);
51          a2b1 <= input_a(2) and input_b(1);
52          a2b2 <= input_a(2) and input_b(2);
53          a2b3 <= input_a(2) and input_b(3);
54
55          input_a_1 <= (carry_0_1, sum0(3), sum0(2), sum0(1));
56          input_b_1 <= (a2b3, a2b2, a2b1, a2b0);
57
58          four_bit_full_adder_1: FourBitFullAdder port map (
59              input_a => input_a_1,
60              input_b => input_b_1,
61              sum => sum1,
62              carry => carry_1_2
63          );
64
65          a3b0 <= input_a(3) and input_b(0);
66          a3b1 <= input_a(3) and input_b(1);
```

```
67          a3b2 <= input_a(3) and input_b(2);
68          a3b3 <= input_a(3) and input_b(3);
69
70          input_a_2 <= (carry_1_2, sum1(3), sum1(2), sum1(1));
71          input_b_2 <= (a3b3, a3b2, a3b1, a3b0);
72          four_bit_full_adder_2: FourBitFullAdder port map (
73              input_a => input_a_2,
74              input_b => input_b_2,
75              sum => sum2,
76              carry => carry_2_3
77          );
78          output <= (
79              carry_2_3,
80              sum2(3), sum2(2), sum2(1), sum2(0),
81              sum1(0),
82              sum0(0),
83              input_a(0) and input_b(0)
84          );
85  end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/four_bit_multiplier/four_bit_multiplier.vhdl

۲.۱.۳ تست‌بنچ این ماژول

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4
5   entity FourBitMultiplierTB is
6   end FourBitMultiplierTB;
7
8   architecture tb of FourBitMultiplierTB is
9       signal a, b: std_logic_vector (3 downto 0); -- inputs
10      signal output : std_logic_vector (7 downto 0); -- outputs
11
12  begin
13      -- connecting testbench signals with 4bitfa.vhdl
14      UUT : entity work.FourBitMultiplier port map (
15          input_a => a,
16          input_b => b,
17          output => output
18      );
```

```
19
20      -- bbbb aaaa  oooooooo
21      -- 1101 1011 -> 10001111
22      -- 1001 0101 -> 00101101
23      -- 1010 1110 -> 10001100
24
25      a <= "0000", "1011" after 20 ns, "0101" after 40 ns,
            "1110" after 60 ns, "1110" after 80 ns;
26      b <= "0000", "1101" after 20 ns, "1001" after 40 ns,
            "1010" after 60 ns, "1010" after 80 ns;
27  end tb ;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/four_bit_multiplier/four_bit_multplier_tb.vhdl

۳.۱.۳ خروجی simulation



۲.۳ طراحی‌ها


A3 A2 A1 A0
B0
B1
0
a3 a2 a1 a0 b3 b2 b1 b0
4-bit Adder
C S3 S2 S1 S0
B2
B3
P7 P6 P5 P4 P3 P2 P1 P0

فصل ۴

ماژول مالتی پلکسر

۱.۴ ماژول mux4x1

۱.۱.۴ کد این ماژول

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity mux4x1 is
    port (
        i0, i1, i2, i3 : in std_logic_vector (7 downto 0);
        sel : in std_logic_vector (1 downto 0);
        output: out std_logic_vector (7 downto 0)
    );
end mux4x1;

architecture arch of mux4x1 is
    begin
    with sel select output <=
        i0 when "00",
        i1 when "01",
        i2 when "10",
        i3 when others;
end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/mux4x1/mux4x1.vhdl

۲.۱.۴ تست‌بنچ این ماژول

```vhdl
library ieee;
```

```
2  use ieee.std_logic_1164.all;
3
4  entity mux4x1_tb is
5  end mux4x1_tb;
6
7  architecture arch of mux4x1_tb is
8      signal i0, i1, i2, i3, output : std_logic_vector (7 downto
           0);
9      signal sel : std_logic_vector (1 downto 0);
10 begin
11     UUT : entity work.mux4x1 port map (
12         i0 => i0,
13         i1 => i1,
14         i2 => i2,
15         i3 => i3,
16         sel => sel,
17         output => output
18     );
19
20
21     -- i3333333 i2222222 i1111111 i0000000 sel oooooooo
22     -- 00001010 00000011 00000101 00000010 00 00000010
23     -- 00001010 00000011 00000101 00000010 01 00000101
24     -- 00001010 00000011 00000101 00000010 10 00000011
25     -- 00001010 00000011 00000101 00000010 11 00001010
26
27     i0 <= "00000000", "00000010" after 20 ns, "00000010" after
           40 ns, "00000010" after 60 ns, "00000010" after 80 ns;
28     i1 <= "00000000", "00000101" after 20 ns, "00000101" after
           40 ns, "00000101" after 60 ns, "00000101" after 80 ns;
29     i2 <= "00000000", "00000011" after 20 ns, "00000011" after
           40 ns, "00000011" after 60 ns, "00000011" after 80 ns;
30     i3 <= "00000000", "00001010" after 20 ns, "00001010" after
           40 ns, "00001010" after 60 ns, "00001010" after 80 ns;
31     sel <= "00", "00" after 20 ns, "01" after 40 ns, "10"
           after 60 ns, "11" after 80 ns, "11" after 100 ns;
32
33 end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/mux4x1/mux4x1_tb.vhdl

۳.۱.۴ خروجی simulation



فصل ۵

ماژول ALU

۱.۵ ماژول ALU

۱.۱.۵ کد این ماژول

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity alu is
5  port (
6  alu_input_a, alu_input_b: in std_logic_vector (3 downto 0);
7  alu_out              : out std_logic_vector (7 downto 0);
8  alu_carry_borrow_out : out std_logic;
9  alu_select           : in std_logic_vector (1 downto 0)
10 );
11 end alu;
12
13 architecture arch of alu is
14     -- we need a mux, four_bit_full_adder/subber/multiplier
15     -- 00 -> full_adder
16     -- 01 -> full_subber
17     -- 10 -> full_multiplier
18     -- 11 -> all one :)
19
20     component mux4x1
21         port (
22             i0, i1, i2, i3: in std_logic_vector (3 downto 0);
23             sel         : in std_logic_vector (1 downto 0);
24             output      : out std_logic_vector (3 downto 0)
25         );
26     end component;
```

```
27
28      component FourBitFullAdder
29          port (
30              input_a, input_b: in std_logic_vector (3 downto 0);
31              sum             : out std_logic_vector (3 downto 0);
32              carry           : out std_logic
33          );
34      end component;
35
36      component FourBitFullSubber
37          port (
38              input_a, input_b: in std_logic_vector (3 downto 0);
39              diff            : out std_logic_vector (3 downto 0);
40              borrow          : out std_logic
41          );
42      end component;
43
44      component FourBitMultiplier
45          port (
46              input_a, input_b: in std_logic_vector (3 downto 0);
47              output          : out std_logic_vector (7 downto 0)
48          );
49      end component;
50
51      signal full_adder_to_i0_t, full_subber_to_i1_t :
            std_logic_vector(3 downto 0);
52      signal before_alu_out : std_logic_vector(3 downto 0);
53      signal multiplier_to_i2, full_adder_to_i0,
            full_subber_to_i1 : std_logic_vector (7 downto 0);
54      signal after_alu_out : std_logic_vector (7 downto 0);
55      begin
56
57
58      inner_full_adder : entity work.FourBitFullAdder port map (
59          input_a => alu_input_a,
60          input_b => alu_input_b,
61          sum => full_adder_to_i0_t,
62          carry => alu_carry_borrow_out
63      );
64      full_adder_to_i0 <= "0000" & full_adder_to_i0_t;
65
66      inner_full_subber : entity work.FourBitFullSubber port map
            (
67          input_a => alu_input_a,
```

```
68          input_b => alu_input_b,
69          diff => full_subber_to_i1_t,
70          borrow => alu_carry_borrow_out
71          );
72      full_subber_to_i1 <= "0000" & full_subber_to_i1_t;
73
74      inner_multiplier : entity work.FourBitMultiplier port map (
75          input_a => alu_input_a,
76          input_b => alu_input_b,
77          output => multiplier_to_i2
78      );
79
80      inner_mux : entity work.mux4x1 port map (
81          i0 => full_adder_to_i0,
82          i1 => full_subber_to_i1,
83          i2 => multiplier_to_i2,
84          i3 => "11111111",
85          sel => alu_select,
86          output => alu_out
87      );
88  end arch;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/alu.vhdl

۲.۱.۵ تست‌بنچ این ماژول

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   -- A testbench has no ports.
5   entity alu_tb is
6   end alu_tb;
7
8   architecture tb of alu_tb is
9       signal input_a, input_b : std_logic_vector (3 downto 0);
10      signal output       : std_logic_vector (7 downto 0);
11      signal carry_borrow_out : std_logic;
12      signal sel          : std_logic_vector (1 downto 0);
13
14  begin
15      UUT : entity work.alu port map (
16          alu_input_a => input_a,
```

```
17          alu_input_b => input_b,
18          alu_out => output,
19          alu_carry_borrow_out => carry_borrow_out,
20          alu_select => sel
21      );
22
23      -- aaaa bbbb ss ++++ ---- ******** ````
24      -- 0000 0000 00 0000
25      -- 0000 0000 01   0000
26      -- 0000 0000 10        00000000
27      -- 0000 0000 10                1111
28
29      -- 0100 0010 00 0110
30      -- 0100 0010 01   0010
31      -- 0100 0010 10        00001000
32      -- 0100 0010 11                1111
33
34      input_a <= "0000", "0100" after 20 ns;
35      input_b <= "0000", "0010" after 20 ns;
36      sel <= "00", "00" after 20 ns, "01" after 40 ns, "10"
            after 60 ns, "11" after 80 ns, "11" after 100 ns;
37  end tb;
```

https://github.com/mahdihaghverdi/archproject/blob/main/ALU/src/alu_tb.vhdl

۳.۱.۵ خروجی simulation



۲.۵ طراحی‌ها


a
b
Fourbit FA
carry/borrow
Fourbit FS
Fourbit M
i0
i1
i2
i3
out
2
"0111"
select