
a


Block diagram of the entire circuit (complete) including the three parts, Wrappers, Floating Point, and the Sequential Multiplier:

1/20

14../4/8



After doing parts b, c and d, results of pre-syntheses and post-syntheses of this component is shown below.




b


Block diagram of sequential multiplier (seqmult):

7/70


14../4/8



<u>Datapath</u> of sequential multiplier (seqmult):



State diagram of controller of sequential multiplier (seqmult):



endmodule

47

۸۱۰۱۹۸۴۷۵

سوال

```
5
 6
          reg [23:0] Areg, Breg, Preg;
 7
          wire [23:0] B AND;
 8
          wire [24:0] AddBus;
 9
          //B Register
10
          always @ (posedge clk, posedge rst) begin
11
              if (rst)
12
                  Breg <= 0;
13
              else
14
                  if (loadB)
15
                      Breg <= {1'b1, BBus};
          end
16
17
          //P Register
18
          always @(posedge clk, posedge rst) begin
19
              if (rst)
20
                  Preg <= 0;
21
              else begin
22
                  if (initP)
23
                       Preg <= 0;
24
                  else
25
                       if (loadP)
26
                           Preg <= AddBus [24:1];
27
              end
28
          end
29
          //A Shift Register
          always @ (posedge clk, posedge rst) begin
30
    31
              if (rst)
32
                  Areg <= 0;
33
              else begin
    34
                  if (loadA)
35
                       Areg <= {1'b1, ABus};
36
                  else
37
                       if (shiftA)
38
                           Areg <= {AddBus[0], Areg [23:1]};
39
              end
40
          end
41
42
          assign B AND = BSel ? Breg : 0;
43
          assign AddBus = B AND + Preg;
44
          assign result = {Preg[15:0], Areg[23:15]};
45
          assign A0 = Areg[0];
46
```

91

endmodule

b

```
System Verilog code of controller of sequult:
      module MULTCU (input clk, rst, startMul, A0,
                         output reg loadA, shiftA, loadB, loadP, initP, BSel, doneMul);
 51
 52
            wire Co;
 53
            reg Init_cnt, Inc_cnt;
 54
            reg [1:0] pstate, nstate;
 55
            reg [4:0] count;
 56
            parameter [1:0] Idle = 0,
                             init = 1,
 57
                             load = 2,
 58
 59
                             shift = 3;
 60
 61
            always @(pstate, startMul, A0, Co) begin
 62
 63
                {loadA, shiftA, loadB, loadP, initP, BSel, doneMul} = 7'b0;
 64
                {Init_cnt, Inc_cnt} = 2'b0;
 65
 66
                case (pstate)
                    Idle: begin nstate = startMul ? init : Idle; doneMul = 1'b1; end
init: begin nstate = startMul ? init : load; Init_cnt = 1'b1; initP = 1'b1; end
 67
 68
                     load: begin nstate = shift; loadA = 1'b1; loadB = 1'b1; end
 69
 70
                     shift: begin nstate = Co ? Idle : shift; loadP = 1'b1;
 71
                                 shiftA = 1'b1; Inc_cnt = 1'b1; BSel = A0; end
 72
                endcase
 73
            end
 74
 75
            always @(posedge clk, posedge rst) begin
 76
                if (rst)
 77
                    pstate <= Idle;
 78
                else
 79
                    pstate <= nstate;
 80
            end
 81
 82
            always @(posedge clk, posedge rst) begin
 83
                if(rst) count <= 0;
 84
 85
                    if (Init_cnt) count <= 0;</pre>
 86
 87
                         if (Inc_cnt) count <= count + 1;
 88
            end
 89
 90
            assign Co = & count;
```

11.191419

```
b
```

```
System Verilog code of <u>TOP level</u> of sequult:
```


```
module MULT_TOP (input clk, rst, startMul, input [22:0] A, B,
                       output [24:0] result, output doneMul);
95
96
          wire A0;
97
          wire loadA, shiftA, loadB, loadP, initP, BSel;
98
          MULTDP dp(clk, rst, loadA, loadB, loadP, shiftA, initP, BSel, A, B, result, A0);
          MULTCU cu(clk, rst, startMul, A0, loadA, shiftA, loadB, loadP, initP, BSel, doneMul);
99
100
101
      endmodule
```

b

System Verilog code of <u>Testbench</u> for seqmult:


8/80

```
module MULT TB ();
103
104
           reg clk = 0;
105
           reg rst = 0;
106
           reg startMul = 0;
107
           reg [22:0] A;
108
           reg [22:0] B;
109
           wire[24:0] result;
110
           wire doneMul;
111
112
           MULT_TOP my_ic(clk, rst, startMul, A, B, result, doneMul);
113
114
           always #5 clk <= ~clk;
115
           initial begin
116
               #3 rst = 1;
               #3 rst = 0;
117
118
               #13 A = 23'b1000000000000000000000;
119
               #13 B = 23'b1000000000000000000000;
120
               #3 startMul = 1;
121
               #13 startMul = 0;
               #500 $stop;
122
123
           end
124
       endmodule
```






```
105
           reg rst = 0;
106
           reg startMul = 0;
107
           reg [22:0] A;
108
           reg [22:0] B;
           wire[24:0] result, result_s;
109
110
           wire doneMul, doneMul s;
111
112
           MULT_TOP my_ic(clk, rst, startMul, A, B, result, doneMul);
113
           seqmult synth(clk, rst, startMul, A, B, result_s, doneMul_s);
114
115
           always #5 clk <= ~clk;
116
           initial begin
117
               #300 \text{ rst} = 1;
118
               #300 \text{ rst} = 0;
               #1300 A = 23'b1000000000000000000000;
119
               #1300 B = 23'b100000000000000000000;
120
121
               #300 startMul = 1;
122
               #1300 startMul = 0;
123
               #50000 $stop;
           end
124
125
       endmodule
```




Block diagram of Main FP multiplier (MainFP):

14../4/8


1/40



**Datapath** of Main FP multiplier (MainFP):



State diagram of controller of Main FP multiplier (MainFP):



9/70 14...14/8

34

endmodule

```
System Verilog code of Datapath of MainFP:
```

```
`timescale 1ns/1ns
 2
 3
    module mainFPDP (input clk, rst, loadA, loadB, startMul,
4
                       input [31:0] A, B, output [31:0] result, output doneMul);
 5
 6
          reg [31:0] Areg, Breg;
 7
          reg [24:0] out;
 8
          wire [7:0] add1, add2;
 9
          //B Register
10
          always @(posedge clk, posedge rst) begin
11
              if (rst)
12
                  Breg <= 0;
13
              else
14
                  if (loadB)
15
                      Breg <= B;
16
          end
17
          //A Register
18
          always @(posedge clk, posedge rst) begin
19
              if (rst)
                  Areg <= 0;
20
21
              else
22
                  if (loadA)
23
                      Areg <= A;
24
          end
25
          xor xor_sign(result[31], Areg[31], Breg[31]);
26
27
         MULT TOP segmult(clk, rst, startMul, Areg[22:0], Breg[22:0], out, doneMul);
28
29
30
          assign add1 = Areg[30:23] + Breg[30:23];
31
          assign add2 = add1 + 8'b10000001;
32
          assign result[30:23] = add2 + out[24];
33
          assign result[22:0] = out[24] ? out[23:1] : out[22:0];
```

```
System Verilog code of <u>controller</u> of MainFP:
```

```
module mainFPCU ( input clk, rst, startFP, doneMul,
37
                      output reg loadA, loadB, startMul, doneFP);
38
39
          reg [2:0] pstate, nstate;
40
         parameter [2:0] Idle = 0,
41
                          init = 1,
42
                                = 2,
43
                                = 3,
44
                          calc = 4;
45
46
         always @(pstate, startFP) begin
47
              nstate = 0;
48
              {loadA, loadB, startMul, doneFP} = 4'b0;
49
50
             case (pstate)
51
                  Idle: begin nstate = startFP ? init : Idle; doneFP = 1'b1; end
52
                  init: begin nstate = startFP ? init : A; end
53
                         begin nstate = B; loadA = 1'b1; end
54
                         begin nstate = calc; loadB = 1'b1; end
55
                  calc: begin nstate = doneMul ? Idle : calc; startMul = 1'b1; end
56
              endcase
57
         end
58
59
    always @(posedge clk, posedge rst) begin
60
              if (rst)
61
                  pstate <= Idle;
62
              else
63
                  pstate <= nstate;
64
          end
     endmodule
65
```

System Verilog code of **TOP level** of MainFP:

```
module mainFP_TOP (input clk, rst, startFP, input [31:0] A, B,
output [31:0] result, output doneFP);


wire loadA, loadB, startMul, doneMul;
mainFPDP dp(clk, rst, loadA, loadB, startMul, A, B, result, doneMul);
mainFPCU cu(clk, rst, startFP, doneMul, loadA, loadB, startMul, doneFP);


endmodule

endmodule
```

System Verilog code of <u>Testbench</u> for MainFP:

```
module mainFP TB ();
77
        reg clk = 0;
78
        reg rst = 0;
79
        reg startFP = 0;
80
        reg [31:0] A;
81
        reg [31:0] B;
82
        wire[31:0] result;
83
        wire doneFP;
84
85
       mainFP_TOP my_ic(clk, rst, startFP, A, B, result, doneFP);
86
87
        always #5 clk <= ~clk;
        initial begin
88
           #3 rst = 1;
89
           #3 rst = 0;
90
           91
92
           93
           #3 startFP = 1;
94
           #13 startFP = 0;
           #500 $stop;
95
96
        end
97
    endmodule
```





Syntheses of MainFP: Unfortunately occurs an error!


```
# Loading work.mainFP
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Error loading design
# End time: 17:30:59 on Jun 27,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
```




Block diagram of input wrapper (in\_wrapper):

14/40


14../4/8



Datapath of input wrapper (in\_wrapper):



<u>State diagram of controller</u> of input wrapper (in\_wrapper):



14../4/8

25

26 27

endmodule

assign yin = yreg;

10/10

11.191419

d

```
System Verilog code of <a href="Datapath">Datapath</a> of in_wrapper:
      'timescale 1ns/1ns
  2
  3
      module in wrapperDP ( input clk, rst, loadx, loady,
  4
                               input [31:0] inBus, output [31:0] xin, yin);
  5
  6
            reg [23:0] xreg, yreg;
  7
            //x Register
  8
            always @(posedge clk, posedge rst) begin
  9
                 if (rst)
 10
                      xreg <= 0;
 11
                 else
 12
                      if (loadx)
 13
                          xreg <= inBus;</pre>
 14
            end
 15
            //y Register
 16
            always @(posedge clk, posedge rst) begin
 17
                 if (rst)
                      yreg \le 0;
 18
 19
                 else
 20
                      if (loady)
 21
                          yreg <= inBus;</pre>
 22
            end
 23
 24
            assign xin = xreg;
```

18/70 18.0/4/8

61 endmodule


System Verilog code of controller of in wrapper:

```
module in_wrapperCU ( input clk, rst, inReady,
30
                            output reg loadx, loady, inAccepted, startFP);
31
32
          reg [2:0] pstate, nstate;
33
          parameter [2:0] Idle
34
35
                          acceptx = 2,
36
                          Idle2 = 3,
37
                          V
38
                          accepty = 5;
39
40
          always @ (pstate, inReady) begin
41
              nstate = 0;
42
              {loadx, loady, inAccepted, startFP} = 4'b0;
43
44
              case (pstate)
                  Idle:
45
                          begin nstate = inReady ? x : Idle; inAccepted = 1'b0; end
46
                          begin nstate = acceptx; loadx = 1'bl; end
47
                  acceptx:begin nstate = inReady ? acceptx : Idle2; inAccepted = 1'b1; end
48
                  Idle2: begin nstate = inReady ? y : Idle2; inAccepted = 1'b0; end
                          begin nstate = accepty; loady = 1'b1; end
49
                  accepty:begin nstate = inReady ? accepty : Idle; inAccepted = 1'bl; startFP = 1'bl; end
50
51
              endcase
52
          end
53
54
          always @(posedge clk, posedge rst) begin
55
              if (rst)
                  pstate <= Idle;</pre>
56
57
              else
58
                 pstate <= nstate;
59
          end
60
```

System Verilog code of **TOP level** of in\_wrapper:

System Verilog code of <u>Testbench</u> for in\_wrapper:

```
module in_wrapper_TB ();
73
         reg clk = 0;
74
         reg rst = 0;
75
         reg inReady = 0;
76
         reg [31:0] inBus;
         wire[31:0] xin, yin;
77
78
         wire inAccepted;
79
         wire startFP;
80
         in_wrapper_TOP my_ic(clk, rst, inReady, inBus, xin, yin, inAccepted, startFP);
81
82
83
         always #5 clk <= ~clk;
84
         initial begin
85
              #3 rst = 1;
              #3 \text{ rst} = 0;
86
              #13 inBus = 20;
87
88
              #10 inReady = 1;
89
              #30 inReady = 0;
              #30 inBus = 100;
90
91
              #10 inReady = 1;
92
              #30 inReady = 0;
93
              #500 $stop;
94
          end
     endmodule
```




```
Syntheses of in_wrapper:
```


endmodule

14../4/8


19/70

```
module in_wrapper_TB ();
73
        reg clk = 0;
        reg rst = 0;
74
75
        reg inReady = 0;
76
        reg [31:0] inBus;
77
        wire[31:0] xin, xin_s, yin, yin_s;
78
        wire inAccepted, inAccepted s;
79
        wire startFP, startFP_s;
80
        81
82
83
        always #50 clk <= ~clk;
84
        initial begin
85
            #300 \text{ rst} = 1;
86
            #300 \text{ rst} = 0;
87
            #1300 inBus = 20;
            #1000 inReady = 1;
88
89
            #3000 inReady = 0;
90
            #3000 inBus = 100;
            #1000 inReady = 1;
91
92
            #3000 inReady = 0;
93
            #5000 $stop;
94
        end
```







<u>Block diagram</u> of output wrapper (out\_wrapper):



Datapath of output wrapper (out\_wrapper):



<u>State diagram of controller</u> of output wrapper (out\_wrapper):



System Verilog code of <a href="Datapath">Datapath</a> of out\_wrapper:

endmodule

71/70

14../4/8

14

```
`timescale 1ns/1ns
 2
   pmodule out_wrapperDP ( input clk, rst, loadout,
 3
4
                             input [31:0] result, output [31:0] outBus);
5
 6
         reg [31:0] outreg;
7
         //out Register
8
         always @(posedge clk, posedge rst) begin
9
             if (loadout)
                 outreg <= result;</pre>
10
11
         end
12
         assign outBus = outreg;
13
```

14../4/9 CA6 A1.19A4VA

27/72

```
System Verilog code of <u>controller</u> of out_wrapper:
     module out_wrapperCU ( input clk, rst, doneFP, resultAccepted,
 17
                               output reg loadout, resultReady);
 18
 19
           reg [1:0] pstate, nstate;
 20
           parameter [1:0] Idle = 0,
                           load = 1,
 21
 22
                           accept = 2,
 23
                           finish = 3;
 24
 25
           always @(pstate, doneFP, resultAccepted) begin
 26
               nstate = 0;
 27
               {loadout, resultReady} = 2'b0;
 28
 29
               case (pstate)
 30
                   Idle:
                           begin nstate = doneFP ? load : Idle; end
                           begin nstate = accept; loadout = 1'b1; end
 31
                   load:
 32
                   accept: begin nstate = resultAccepted ? finish : accept; resultReady = 1'b1; end
                   finish: begin nstate = resultAccepted ? finish : Idle; resultReady = 1'b0; end
 33
 34
                endcase
 35
           end
 36
 37
           always @(posedge clk, posedge rst) begin
 38
               if (rst)
                   pstate <= Idle;
 39
 40
               else
 41
                   pstate <= nstate;
 42
           end
```




```
module out_wrapper_TOP (input clk, rst, doneFP, resultAccepted, input [31:0] result,
47
                      output [31:0] outBus, output resultReady);
48
49
         wire loadout;
50
         out_wrapperDP dp(clk, rst, loadout, result, outBus);
51
         out_wrapperCU cu(clk, rst, doneFP, resultAccepted, loadout, resultReady);
52
53
     endmodule
```


System Verilog code of <u>Testbench</u> for out wrapper:

74/70

14../4/8

```
module out_wrapper_TB ();
56
         reg clk = 0;
57
          reg rst = 0;
          reg doneFP = 0;
58
59
          reg resultAccepted = 0;
60
          reg [31:0] result;
61
          wire[31:0] outBus;
62
          wire resultReady;
63
          out_wrapper_TOP my_ic(clk, rst, doneFP, resultAccepted, result, outBus, resultReady);
64
65
66
          always #5 clk <= ~clk;
67
          initial begin
68
              #3 rst = 1;
69
              #3 \text{ rst} = 0;
70
              #13 result = 20;
71
              #10 done FP = 1;
72
              #10 done P = 0;
73
              #30 resultAccepted = 1'b1;
74
              #30 resultAccepted = 1'b0;
75
              #30 result = 40;
76
              #10 doneFP = 1;
77
              #50 resultAccepted = 1'b1;
78
              #500 $stop;
79
          end
     endmodule
```





```
Syntheses of out_wrapper:
       module in_wrapper_TB ();
 72
 73
           reg clk = 0;
           reg rst = 0;
 74
 75
           reg inReady = 0;
 76
           reg [31:0] inBus;
 77
           wire[31:0] xin, xin_s, yin, yin_s;
 78
           wire inAccepted, inAccepted_s;
 79
           wire startFP, startFP_s;
 80
 81
           in_wrapper_TOP my_ic(clk, rst, inReady, inBus, xin, yin, inAccepted, startFP);
           in_wrapper synth(clk, rst, inReady, inBus, xin_s, yin_s, inAccepted_s, startFP_s);
 82
 83
           always #50 clk <= ~clk;
 84
           initial begin
     日
 85
                #300 \text{ rst} = 1;
 86
               #300 \text{ rst} = 0;
 87
               #1300 inBus = 20;
 88
               #1000 inReady = 1;
               #3000 inReady = 0;
 89
 90
               #3000 inBus = 100;
               #1000 inReady = 1;
 91
 92
                #3000 inReady = 0;
 93
                #5000 $stop;
 94
           end
 95
       endmodule
```