
Module 7 Energy Efficient Architectures

Challenges and Designs

Energy Efficient Architectures

- Computer Power trends
- CMOS Power dissipation
 - Static and Dynamic power
- Power management techniques
 - Clock gating
 - Power gating
 - DVFS
 - OS Scheduling
- ACPI
 - Active and Idle states
 - Sleep states


- CPU Frequency Scaling
- Low Power designs
 - Processor architectures vs. Power
 - RISC vs. CISC
- Low Power Strategies
 - SoC/Integration
 - Special purpose processors
 - big.LITTLE
 - Efficient HW design
 - Custom Instructions
 - Energy aware scheduling




Power draw in a sample **desktop** and monitor in idle mode

Check your computer power usage

Use Apps like "LocalCooling", "HWMonitor" on Windows






LocalCooling App

CPU Power model

- Power vs. Energy
 - Power Energy converted or transferred per unit of time
- What happens to the energy consumed by CPU?



Power Density Trends..






Figure 1.1 Today, typical CMOS microprocessors operate at around the power density of a nuclear reactor, *e.g.* 65 W and 130 W for Intel® CoreTM2 Duo E6320 (die size of 143 mm²) and Intel® CoreTM i7-990X (die size of 239 mm²), respectively. Courtesy of Shekhar Y. Borkar, Intel Corp. [1].

CMOS Power dissipation



CMOS – n-type + p-type MOSFET

- Very high leakage at < 22nm
- So, 5 22 nm -> FinFET (non-planar)
- < 5 nm -> RibbonFET




CMOS Power Dissipation

CMOS Power Dissipation

- Static power dissipation
 - o Mostly due to Leakage
 - Occurs when all inputs are held at some valid logic level and the circuit is not in charging states
- **Dynamic** Power


Dissipation

- o Due to the current that flows only when the transistors of the devices are switching from one logic state to another.
- Depends on frequency and the type of internal node



Static and Dynamic Power vs Frequency

- Frequency impacts dynamic power
- Static power does not vary as much with frequency




Processor Power Delivery

 The power delivery network (PDN) supplies reliable power to all transistors

Challenge:

- Deliver with excellent efficiency
- Swiftly respond to changes in power draw.



Power Delivery System


Processor Cooling


- Cooling is very important for CPU
- Types
 - o Active (Fan)
 - o Fanless cooling
 - Liquid Cooling











TDP, Energy, Power, Turbo

- TDP (Thermal Design Power)
 - The maximum amount of heat generated by a computer chip that the cooling system in a computer is designed to dissipate under any workload
- Max or Peak Power
 - Maximum power that can be consumed by CPU, at highest frequency of operation
- Turbo Mode
 - Boost frequency overclock for short period of time to handle bust of workload activity

Power Management


Contents

- Hardware Power management techniques
 - Clock, Power gating
 - DVFS
 - ACPI
- Software
 - Idle vs active state management
 - Frequency governors (Linux)

Hardware Power management techniques


Clock gating

 Clock gating is a popular power management technique used in many synchronous circuits for reducing dynamic power dissipation, by removing the clock signal when the circuit is not in use or ignores clock signal



Power Gating

- Reduce power consumption, by shutting off the current to blocks of the circuit that are not in use
- Gate controlled by:
 - software using driver software.
 - hardware using hardware timers.
 - By using a dedicated power gating controller in the design.



Power Gating in CMOS


Clock gating vs Power gating


| Clock gating | Power gating | | | |
|---|---|--|--|--|
| Clock gating reduces dynamic power by reducing switching frequency. | Power gating reduces dynamic and static (leakage) power. | | | |
| Clock gating is simpler to implement. | Power gating requires additional circuits to maintain states. | | | |
| Power gating is more efficient at saving power. | | | | |
| Both require extensive verification to cover corner cases. | | | | |

Clock gating vs Power gating

Clock gating still gives leakage power consumption

Power gating reduces leakage power consumption with power on/off transition overhead






DVFS - Dynamic Voltage and Frequency Scaling

- Dynamic power (switching power) = C * V² * A * f
 - where C is the capacitance being switched per clock cycle
 - V is voltage
 - A is the Activity Factor
- Voltage has higher impact (since V²), controlled by VRs
- Frequency controlled by the PLL (Phase locked loop)
- Disadvantages:
 - Adds complexity to design and verification
 - Introduces performance fluctuations
 - If not done correctly, can end up using more energy

Power Control Unit

- PCU Tiny microcontrollers within the processor or SoC
- Monitors sensors, and controls power gating and voltage regulation
- Why? Since power control done directly by OS is complicated



Sample Power Control Unit

ACPI – Advanced Configuration and Power Interface

- ACPI Open standard, implemented in firmware (BIOS) of most x86 systems
- Abstracts hardware configurations and presents to OS
- OSPM OS-directed Power Manager controls power states
- OSPM calls ACPI to manage power states

Application (such as a CRM or ERP tool) Middleware OS services OS drivers and runtimes Firmware (BIOS) Hardware #2820 TECHTARGET, ALL RIGHTS RESERVED


OSPM

ACPI

Software stack


ACPI Power States

- Instead of directly controlling Voltage or frequency, ACPI provides 'states'
- Performance states
 - o P0, P1, P2, P3...
- Power states
 - o C0, C1, C2, C3...
- Device states
 - o D0, D1, D2, D3...



Example: P-states (V vs. f) of a processor


ACPI State Machine



- Actual power management is quite complicated
- Involves Firmware,
 Operating System and device drivers

Power Management - Software level

- OS plays a major role in power management
- It is usually the 'brain' behind power management control
- OS has knowledge of task activity, priority, etc
- OS uses system provided knobs (e.g., ACPI) to set power states



Active and Idle states


- Generally, system state can be:
 - Active when tasks are running. Performance state can be adjusted.
 - Idle/Sleep no tasks available to run. Power states can be adjusted. Can easily wake up to active state.
 - Suspend Suspend to RAM or Suspend to disk (hibernation). System state is maintained. Very low power required. Takes some time to wake up.
 - Off System powered off, no states maintained. Need to start from Power-on.

Low Power System Designs

Contents

- What are Low Power systems?
- RISC vs. CISC microarchitecture
- Strategies for low power/energy designs
 - SoC and Integration
 - Special purpose processors
 - Big.LITTLE architecture
 - Efficient Hardware designs
 - Energy aware scheduling

Power consumption of various devices



Low Power Designs

- Roughly consume less than 5-10W of power
- Finds usage in IoT, embedded, mobile devices, smartwatches,...
- Primarily dominated by microcontrollers, ARM/RISC-V designs
- SoC designs contribute to power efficiency
- Low power designs tend to be custom designs

Various factors from hardware (circuit/gate) design to software scheduling play a key role

Processors – Features and Power


| Name | Architecture | Features | Power |
|--|--------------------------------|--|----------|
| Arduino Uno (microcontroller) | RISC 8-bit | 20MHz, USART, SPI, I2C | 0.29 W |
| Raspberry Pi (education, robotics) | ARM 64-bit SoC | 4-core, 1.5GHz, iGPU, WiFI, BT, HDMI | 6 W |
| Shakti (embedded) | RISC-V 64-bit | 2-16 cores, 1.2GHz | 5-10 W * |
| Qualcomm Snapdragon 8 G2 (for smartphones) | ARM 64-bit, big.LITTLE, SoC | 4-core, 3.2GHz, iGPU, WiFi, modem, BT, ISP, Video, Audio | 7.5 W |
| Apple M2 (for MacBook Air) | ARM 64-bit, big.LITTLE, SoC | 8-core, 3.48GHz, iGPU, neural engine, ISP | 20 W |
| Intel AlderLake (Laptop, desktop) | x64, Hybrid | 16-core, 5.5GHz, iGPU, PCIe, WiFI, AVX, | 125 W |
| Intel SaphireRapids (Server) | X64 | 60-cores, several accelerators | 350 W |

RISC vs. CISC – power perspective

| RISC (ARM, RISC-V,) | CISC (x86) |
|--|--|
| Designed for lower power | Designed for higher performance |
| Fixed width instructions, easier to decode, | Variable length complex instructions, need dedicated circuits to decode |
| Lower clock speed, Lesser transistors | Higher clock speed More transistors, more legacy features |
| Easier to pipeline OOO, speculative execution optional | Out of order, speculative execution, branch prediction, pipelining complicated |
| Can be "fanless" – less power for cooling | Requires fans, additional power needed for cooling |

Strategy #1 for Low Power: SoC (Integration of IP)

- SoC System on Chip
- Integrating multiple components ->
 processor, memory, controllers into a
 single Chip
- Big reduction in interconnect (bus) power
- Power or Clock gate entire IP blocks
- On chip memory reduces memory accesses and lowers power



Sample SoC


Strategy #2 - Special purpose processors

 General idea is to offload processing from CPU to special purpose processors to optimize power


Examples of special purpose processors:

- DSP Digital Signal Processors
- ASIC Application Specific Integrated Circuits
- FPGA Field Programmable Gate Arrays
- TPU Tensor Processing Unit
- IPU Image Processing Unit


Strategy #3 – big.LITTLE architecture



High Load in a Single Processor








Strategy #3: contd...

- Combines high performance + low power cores into single chip
- High-performance cores used for power-intensive tasks, like gaming
- Lower-performance cores are used for less power-intensive tasks, such as web browsing and social media.
- By using the appropriate core for a specific task, the processor can reduce power consumption and extend battery life.
- Operating system dynamically switches between the highperformance and low-performance cores based on the workload.
- Commonly used in smartphones and tablets, embedded systems and IoT devices where power efficiency is a key concern.

Strategy #4: Efficient HW design

- Various circuit level techniques
- Logic Gate design
 - MOSFT vs FinFET
- Fabrication technology
 - o 22nm vs 14nm
- Power aware optimization
 - Netlist simulation and synthesis
- Power gating, Clock gating, DVFS, etc..



Strategy #5: Custom Instructions

- Design custom instructions that can perform a set of operations efficiently than general purpose CPU instructions
- Example: Vector instructions, SIMD, cryptographic functions

| | Original | with SIMD | % |
|-------------------|----------|-----------|--------|
| Exec. Cycles | 3 985 | 2 573 | -35.43 |
| Power (W) | 1.099 | 1.104 | 0.44 |
| Energy (mJ) | 0.00438 | 0.00284 | -35.15 |
| IPC | 2.678 | 2.693 | 0.54 |
| CPU Stall Cycles | 48 | 0 | -100 |
| Memory References | 1536 | 768 | -50.0 |

Example: Energy savings (~35%) with SIMD

Strategy #6: Energy aware scheduling

- Performed by the OS Scheduler
- Scheduler aware of system topology
- Primary methods:
 - Task placement
 - Task migration
- Used in embedded real time systems
- **Example** 1: Power aware routing in reconfigurable architectures
- Example 2: Linux Energy Aware Scheduler (EAS)

Strategy #6: contd..

Energy Aware Scheduler (EAS) in Linux

