Consider a CPU that executes at a clock rate of 200MHz(5ns per cycle) with a single level cache. CPI execution i.e. CPI with ideal memory is 1.1. Instruction mix are 50% arithmetic/Logical, 30% load/store, 20% control instruction.

Assume the cache miss rate is 15% and a miss penalty of 50 cycles. The number of times cpu with ideal memory is faster when no miss occurs \_\_\_\_\_\_

Ideal memory Cpu has CPI=1.1

Memory accesses/instruction=cycles required for instruction fetch + cycles required for execution

=(0.5\*1+0.3\*1+0.2\*1)+(0.5\*0+0.3\*1+0.2\*0)=1.3

Total memory stalls=no of references \* miss rate \* miss penalty =1.3\*0.15\*50=9.75

CPI of cpu with miss operation=1.1+9.75=10.85

The number of times cpu with ideal memory is faster when no miss occurs =CPU with miss/CPU without miss=10.85/1.1=9.86

A given program has 25% load/store instructions. Suppose the ideal CPI (cycles per instruction) without any memory stalls is 2. The program exhibits 2% miss rate on instruction cache and 8% miss rate on data cache. The miss penalty is 100 cycles. The speedup (rounded off to two decimal places) achieved with a perfect cache (i.e., with NO data or instruction cache misses) is

#### Given Data:

- 1. Ideal CPI (CPI<sub>ideal</sub>): 2
- 2. Fraction of Load/Store Instructions (  $f_{
  m load/store}$  ): 25% = 0.25
- 3. Instruction Cache Miss Rate (Miss  $Rate_{instr}$ ): 2% = 0.02
- 4. Data Cache Miss Rate (Miss  $Rate_{data}$ ): 8% = 0.08
- 5. Miss Penalty ( $Penalty_{miss}$ ): 100 cycles

# Step 1: Calculate Memory Stalls Per Instruction

 $\text{Memory Stalls Per Instruction} = (\text{Miss Rate}_{\text{instr}} \times \text{Penalty}_{\text{miss}}) + (f_{\text{load/store}} \times \text{Miss Rate}_{\text{data}} \times \text{Penalty}_{\text{miss}})$ 

For Instruction Cache Misses:

Stalls from Instr Cache =  $0.02 \times 100 = 2$  cycles per instruction

For Data Cache Misses:

Stalls from Data Cache =  $0.25 \times 0.08 \times 100 = 2$  cycles per instruction

**Total Memory Stalls Per Instruction:** 

Memory Stalls Per Instruction = 2 + 2 = 4 cycles per instruction

## Step 2: Calculate CPI with Cache Misses

$$CPI_{misses} = CPI_{ideal} + Memory Stalls Per Instruction$$

Substitute the values:

$$CPI_{misses} = 2 + 4 = 6$$

### Step 3: Calculate Speedup

$$ext{Speedup} = rac{ ext{CPI}_{ ext{misses}}}{ ext{CPI}_{ ext{ideal}}}$$

Substitute the values:

$$Speedup = \frac{6}{2} = 3.00$$

### **Final Answer:**

The speedup achieved with a perfect cache is 3.00 (rounded to two decimal places).