

Assignment 7

mahesh

January 2, 2021




Figure 1: Logic Gate for NAND logic

$$Y = p.\bar{q} + q.\bar{p} \quad (1)$$