## Assignment 7

## $\qquad \qquad mahesh \qquad \qquad$

 $January\ 2,\ 2021$ 




Figure 1: Logic Gate for NAND logic

$$Y = p.\overline{q} + q.\overline{p} \tag{1}$$