

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025
Advanced Micro Devices, Inc. All Rights Reserved.

```
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22
00:12:29 MDT 2025
| Date        : Tue Nov 11 12:18:28 2025
| Host        : LAPTOP-ETMBL9OL running 64-bit major release (build
9200)
| Command     : report_utilization -file
fifo_buffer_utilization_synth.rpt -pb fifo_buffer_utilization_synth.pb
| Design      : fifo_buffer
| Device      : xc7z020clg484-1
| Speed File  : -1
| Design State: Synthesized
```

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists

1. Slice Logic

| Util% | Site Type | Used | Fixed | Prohibited | Available |
|-------|------------------------|------|-------|------------|-----------|
| 0.03 | Slice LUTs* | 17 | 0 | 0 | 53200 |
| 0.02 | LUT as Logic | 13 | 0 | 0 | 53200 |
| 0.02 | LUT as Memory | 4 | 0 | 0 | 17400 |
| | LUT as Distributed RAM | 4 | 0 | | |
| | LUT as Shift Register | 0 | 0 | | |
| 0.01 | Slice Registers | 12 | 0 | 0 | 106400 |
| 0.01 | Register as Flip Flop | 12 | 0 | 0 | 106400 |
| 0.00 | Register as Latch | 0 | 0 | 0 | 106400 |

| | | | | | |
|---------------------------------|-------------------|--|--|--|--|
| F7 Muxes | 0 0 0 26600 | | | | |
| 0.00 | | | | | |
| F8 Muxes | 0 0 0 13300 | | | | |
| 0.00 | | | | | |
| +-----+-----+-----+-----+-----+ | | | | | |

* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

Warning! LUT value is adjusted to account for LUT combining.

Warning! For any ECO changes, please run place_design if there are unplaced instances

1.1 Summary of Registers by Type

| Total | Clock Enable | Synchronous | Asynchronous | |
|-------|--------------|-------------|--------------|--|
| 0 | - | - | - | |
| 0 | - | - | Set | |
| 0 | - | - | Reset | |
| 0 | - | Set | - | |
| 0 | - | Reset | - | |
| 0 | Yes | - | - | |
| 0 | Yes | - | Set | |
| 0 | Yes | - | Reset | |
| 0 | Yes | Set | - | |
| 12 | Yes | Reset | - | |

2. Memory

| Site Type | Used | Fixed | Prohibited | Available | Util% |
|----------------|------|-------|------------|-----------|-------|
| Block RAM Tile | 0 | 0 | 0 | 140 | 0.00 |
| RAMB36/FIFO* | 0 | 0 | 0 | 140 | 0.00 |
| RAMB18 | 0 | 0 | 0 | 280 | 0.00 |

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

| Site Type | Used | Fixed | Prohibited | Available | Util% |
|-----------|------|-------|------------|-----------|-------|
| DSPs | 0 | 0 | 0 | 220 | 0.00 |

4. IO and GT Specific

| Util% | Site Type | Used | Fixed | Prohibited | Available |
|-------|-----------------------------|------|-------|------------|-----------|
| 7.00 | Bonded IOB | 14 | 0 | 0 | 200 |
| 0.00 | Bonded IPADS | 0 | 0 | 0 | 2 |
| 0.00 | Bonded IOPADS | 0 | 0 | 0 | 130 |
| 0.00 | PHY_CONTROL | 0 | 0 | 0 | 4 |
| 0.00 | PHASER_REF | 0 | 0 | 0 | 4 |
| 0.00 | OUT_FIFO | 0 | 0 | 0 | 16 |
| 0.00 | IN_FIFO | 0 | 0 | 0 | 16 |
| 0.00 | IDELAYCTRL | 0 | 0 | 0 | 4 |
| 0.00 | IBUFDS | 0 | 0 | 0 | 192 |
| 0.00 | PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 0 | 16 |
| 0.00 | PHASER_IN/PHASER_IN_PHY | 0 | 0 | 0 | 16 |
| 0.00 | IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 0 | 200 |
| 0.00 | ILOGIC | 0 | 0 | 0 | 200 |
| 0.00 | OLOGIC | 0 | 0 | 0 | 200 |

5. Clocking

| Site Type | Used | Fixed | Prohibited | Available | Util% |
|------------|------|-------|------------|-----------|-------|
| BUFGCTRL | 1 | 0 | 0 | 32 | 3.13 |
| BUFIO | 0 | 0 | 0 | 16 | 0.00 |
| MMCME2_ADV | 0 | 0 | 0 | 4 | 0.00 |
| PLLE2_ADV | 0 | 0 | 0 | 4 | 0.00 |
| BUFMRCE | 0 | 0 | 0 | 8 | 0.00 |
| BUFHCE | 0 | 0 | 0 | 72 | 0.00 |
| BUFR | 0 | 0 | 0 | 16 | 0.00 |

6. Specific Feature

| Site | Type | Used | Fixed | Prohibited | Available | Util% |
|-------------|------|------|-------|------------|-----------|-------|
| BSCANE2 | | 0 | 0 | 0 | 4 | 0.00 |
| CAPTUREE2 | | 0 | 0 | 0 | 1 | 0.00 |
| DNA_PORT | | 0 | 0 | 0 | 1 | 0.00 |
| EFUSE_USR | | 0 | 0 | 0 | 1 | 0.00 |
| FRAME_ECCE2 | | 0 | 0 | 0 | 1 | 0.00 |
| ICAPE2 | | 0 | 0 | 0 | 2 | 0.00 |
| STARTUPE2 | | 0 | 0 | 0 | 1 | 0.00 |
| XADC | | 0 | 0 | 0 | 1 | 0.00 |

7. Primitives

| Ref Name | Used | Functional Category |
|----------|------|---------------------|
| FDRE | 12 | Flop & Latch |
| IBUF | 8 | IO |
| RAMD32 | 6 | Distributed Memory |
| OBUF | 6 | IO |
| LUT5 | 6 | LUT |
| LUT3 | 4 | LUT |
| LUT4 | 3 | LUT |
| LUT1 | 3 | LUT |
| RAMS32 | 2 | Distributed Memory |
| LUT2 | 2 | LUT |
| LUT6 | 1 | LUT |
| BUFG | 1 | Clock |

8. Black Boxes

| Ref Name | Used |
|----------|------|
| | |

9. Instantiated Netlists

| Ref Name | Used |
|----------|------|
| | |