


when DMA contraller get HLDA Signal Through System Bus, of


The CPU leaner the control betwork bus of ack the HLDA signed to

DMA controller

O Now CPU is in HOLD state, DMA controller has to manage
operations over buses b/w CPU, Memory of I/o devices



(5) Many h/w System use DMA tech including diskdrine controllers, graphics cound, n/w cound fsaund counds.



INPOT-OUTPUT PROCESSOR


The CHA mode of data bransfer reduces CPU's over head in handling I/o operation. It also allaws Parallelism in CPU & I/o operations. Such Parallelism is necessary to avaid wastage of volumble CPU time while hardling I/s denices whose speeds are mu steurer as compared to CPU.

. The Concept of DNA operation can be extended to relieve the CPU further from getting involved in with the execution of I/o apecations.

. This gives rise to the development of special Purpose Processor called Input - autput Processor (JOP) or Jo Chammel

. The I/o Processor is just like a CPU that handles tru details of I/o apprention It is more equipped with facilities than those available in typical DMA

The Iof Confetch of execute its own instructions that are specifically designed to characterize I/o transfers




. The Jop is a spendiged Processor which loads esteres data enternemy along with execution of I/o instructions.

Advantages - 1) The I/o devices can directly access The main memory without the intervention by Processor in I/o based cyclems 1 His used to address the Problems that arise in DMA method,

EPU- I OP COMMUNICATION

on the Particular computer considered. The Sequence of operations during CPU & Jop communication is shown in figure



- 1. The CPU sends a test I/o instruction to IoP to test the IoP Path.
- 7. The Job responds by insuiting a status word in Memory location would in CA is an cordered set of bytes so buts that is the normal unt in which Inform may be stored.

- 3. The CPU refers to the status would in rlamony. If everything is in Order, the CPU Sends the stand I/o instruction to stand the I/o transfer
- 4. The IOP access memory for FOP brogram.

The CPU can now continue with another Brograms while the IoP is busy with the Brogram. Both Brograms refer to memory by means of DNA-thanger

- 5. When the IOP terminates the execution of its Brogram, it Sends an interrupt request to the CPU
- 6. The CPU then using a seard I/o instructions to sead The status from
- 7 The I of transfers the states would to memory location

The status would indicates whether the transfer has been completed Satisfactorily or if any error has occurred during the transfer

MEMORY ORGANIZATION


· Hemory unit is an essential component in any digital computer as it is needed for strong programs of data

MEMORY HIERARCHY - The memory hurarchy system consists of all storage devices employed in a computer system from slaw but high capacity auxillary memory to relatively faster but high capacity auxillary memory to selatively faster memory.

a Cache is sometimes used to increase the speed of Processing by making current Programs & data available to the

pu ad a sopid sole. for the speed differential by main memory access time of Browssor. The cache is used for statung segments of Programs Currently being executed in The CPU of temporary data frequently needed in the Bresent colculations To Processor manages data transfer by auxillary memory of main memory whereas cache is concerned with transfer of inform by main memory The crevall God of vering a memory hierarchy is to attain the highest Passible overage access speed while minimizing total cast of entire memory system Auxiliary Memory - has large storage capacity, is relatively expensive but has law access speed. . halds those Parts that are Cache Memory · halds that Parts of Program net fresently used by CPU I date that are most heavely used. · CPU has direct a cross to both Cache & main memory but Transfer from auxillary to main memory is usually done by many natto auxiliary memory. by means of DMA Note - typical access time votro b/w cache of mains memory is about 1 to 7. Example, a typical cache momony may have an access time of looms while main memory access line may by Fooms. For auxillary it is look times that of main memory.

Scanned by CamScanner



Scanned by CamScanner

Needed for stowing on initial Program called Bootstrop loader . Bootstrap loader is a program whose function is to slow the compiler S/w operating system when Parch is turned on.

BLOCK DIAGRAM OF RAM CHIP

- The cont's in aperation only when CSIZI & CSZZO
- AD speafus the address or location to read from or mente to

with 10	,		at da a bug
0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	X X X X O O O I	Inhibit Inhibit West Read graded	Input data to RAM of data from RAM Hyds Impedence
		The memory	can be
men CS721	\$ CS 2 = 1	of the moment	
when CS121 placed in soul	www. or r		

ROMETH BLOCK DIAGRAM 2 = 512 (9 bit addructives)

- c51 - 5(2 x 8 - 9861) pala hus

RoH
-AD9

· Rett can only read, data bus always in off mode

KAM CHIP DESCRIPTION

- · RAH capacity = 128 words of 8 bits each. So fee 128 (27) words, 7 bits for addressing of 8 bit data bous
- . Multiple Scheet lines to scheet the chip when multiple chips one availables in mives computer
- The chip is in aperation when Stat 1 (5)=0. Box on tap of 2nd sched endicates that the superty enabled when o
- Bus in High Impedence State: when Soled lines one not enabled read intile Inputs one not enabled.
- when WR Input is enabled, data from data bus'y stored in location specified by address bus
- · when RD I/P is enabled, the selected byte 'y placed onto data buy

HEMORY CONNECTION TO CPU

- · ECROSO RAM 4 ROM chips one connected to a CPU Through the data of address buces.
- Memory configuration: 512 bytes RAM 1512 bytes ROM = 1024 BITE 1×512 BYTES ROM + 4×128 BYTES RAM 2 = 1024 10 address

· Memory address Map

ROM 1 . Addressline 10

lo	9	8	RAM	
0	0	0	_ RAI 1	
O	O	1	_ 2	
0		O	- 3	
0	1	-	- 4	
1 0 0				
1	L	(- ROM	

