
ECP5 logic cells (P&R)
Artix-7 LUTs (Yosys)
logic cells / LUTs
0
2000
4000
6000
1,555
1,943
3,720
5,396
1
2
4
8
lanes L


$F_{max}$ on ECP5-25F (MHz)
0
20
40
60
43.3
36.2
32.9
29.1
1
2
4
8
lanes L


throughput (million elements/s)
per 1,000 logic cells (line)
0
10
20
30
40
0
2
4
6
8
10
5.6
9.4
17.0
29.9
1
2
4
8
lanes L