



8-bit Direct VHDL


10MHz




50MHz




100MHz




200Mhz




300MHZ




400Mhz




500Mhz




50MHz




100MHz




200MHz




300MHz



400Mhz




500MHz




32-bit Direct VHDL


10MHz




50MHz




100MHz




200MHz



300MHz



400MHz



500Mhz

sumofTwoNeuron_32bit - [E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Design/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.xpr] - Vivado 2021.1

FileEditFlowToolsReportsWindowLayoutViewHelpQuick AccessImplementation Complete, Failed Timing!

Flow Navigator

Report Clock Networks
Report Clock Interaction
Report Methodology
Report DRC
Report Noise
Report Utilization
Report Power
Schematic

IMPLEMENTATION
Run Implementation
Open Implemented Design
Constraints Wizard
Edit Timing Constraints
Report Timing Summary
Report Clock Networks
Report Clock Interaction
Report Methodology
Report DRC
Report Noise
Report Utilization
Report Power
Schematic

SourcesNetlist

sumofTwoNeuron_32bit
Nets (453)
Leaf Cells (177)
neuron_1_CompExpo (cordic_0)
neuron_2_CompExpo (cordic_0_HD2)
process_pinormalize_unit (pinormalize)
process_pinormalize_unit2 (pinormalize_0)

Properties
Select an object to see properties

Project SummaryDevice

OverviewDashboard

DRC Violations
Summary: 2 critical warnings
1 warning
Implemented DRC Report

Timing
Worst Negative Slack (WNS): -1.806 ns
Total Negative Slack (TNS): -6328.514 ns
Number of Failing Endpoints: 6952
Total Number of Endpoints: 7297
Implemented Timing Report

UtilizationPost-SynthesisPost-Implementation
GraphTable
LUT 14%
LUTRAM 1%
FF 7%
IO 49%
BUFG 3%
Utilization (%)

PowerSummaryOn-Chip
Total On-Chip Power: 1.579 W
Junction Temperature: 43.2 °C
Thermal Margin: 41.8 °C (3.5 W)
Effective θ JA: 11.5 °C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low
Implemented Power Report

Tcl ConsoleMessagesLogReportsDesign RunsPowerDRCMethodologyTiming

QZIFPR+%

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	E
synth_1 (active)	constrs_1	synth_design Complete!														
impl_1	constrs_1	route_design Complete, Failed Timing!	-1.806	-6328.514	0.019	0.000	-0.155	1.579	0	7513	7223	0.0	0.0	0	12/10/22, 4:15 AM	
Out-of-Context Module Runs																

-11°C
Mostly clear

Search

ENG
US

4:22 AM
2022-12-10