

Project report

Filter: all groups. Generated 26 Sept 2026, 11:58.

23

Projects currently tracked

134

Engineering resources (de-duplicated)

Engineering resources are counted once when a person appears on more than one project. Select a number to see names and utilization, or a project count to see the other projects. Select a sub-project count under a project name to show or hide its sub-projects. Description and status show through the first blank line. A longer description or status is shortened with ... and See complete description or See complete status. Select See complete description or See complete status when the text continues. A red mark in Status means the last status report is more than a week old.

SUMMARY BY PROJECT FAMILY

PROJECT FAMILY	PROJECTS	ENGINEERING RESOURCES	RESOURCE NOTES
Altera	14	<u>113</u>	<u>81</u> unique <u>32</u> shared with - Arm · ARM SOW - Zero Systems · Zero Power
Analog Design	6	<u>13</u>	No sharing across groups
Arm	1	<u>39</u>	<u>8</u> unique <u>31</u> shared with - Altera · SW-HPS / Linux - Altera · PCIe Switch / DV - Altera · DV Projects - Altera · KM / LVDS DV - Altera · DV Projects / MC-DMA - Altera · KM / SOFT PIPE - Altera · FMMV / DFT - Altera · FMMV / RTL integration - Altera · FMMV / Software - Altera · Embedded IP / PR IP - Altera · Embedded IP / SEU IP - Altera · FMMV / Full chip - Altera · PCIe Drv - Altera · SW-SDM / Fusa - Altera · PCIe Switch / RTL - Altera · PCIe Switch / Emulation - Altera · SW-HPS / Zephyr - Altera · Physical AI / Holoscan - JESD - Altera · Physical AI / Holoscan – YOLO - Altera · KM / SDM IP DV - Altera · PCIe Switch - Altera · KM / DFT DV - Altera · FMMV / DFT DV - Altera · PCIe Switch / Integration/productization - Altera · SW-HPS / Freertos - Altera · KM / MIPI PHY DV - Altera · FMMV / VCU subsystem
LogicSilicon	1	0	None assigned

PROJECT FAMILY	PROJECTS	ENGINEERING RESOURCES	RESOURCE NOTES
Zero Systems	1	<u>1</u> •	<u>1</u> shared with Altera · AWS / RTL
Total	23	134	

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
KM	Not available.	<u>16</u> • <u>11</u> unique • <u>5</u> shared with ◦ Arm · ARM SOW ◦ Altera · PCIe Switch / DV ◦ Altera · DV Projects ◦ Altera · DV Projects / MC-DMA ◦ Altera · FMMV / Full chip ◦ Altera · FMMV / DFT DV	In Progress	 Click on sub projects to see individual project team updates
Coverage	Not available.	<u>2</u> • <u>1</u> unique • <u>1</u> shared with ◦ Altera · KM / DFT DV	In Progress	PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
DFD DV	Not available.	<u>1</u>	In Progress	- Previously blocked by access; access was restored and the assigned testing was successfully completed. - Required testbench

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
				setup/testing and VISA-related comparison work completed. - Results/update shared with the relevant team; awaiting the next task/feedback.
DFT DV	Not available.	<u>4</u> • <u>2</u> unique • <u>2</u> shared with ◦ Altera · KM / Coverage ◦ Arm · ARM SOW ◦ Altera · FMMV / DFT DV	In Progress	PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
LVDS DV	Not available.	<u>3</u> • <u>1</u> unique • <u>2</u> shared with ◦ Arm · ARM SOW ◦ Altera · PCIe Switch / DV ◦ Altera · DV Projects ◦ Altera · DV Projects / MC-DMA ◦ Altera · KM /	In Progress	LVDS IP verification covers 3 RX modes: FIFO DPA, FIFO Non-DPA, and DPA CDR, along with multiple TX configurations. Verification activities are focused on validating the LVDS IP across its supported RX operating modes. Engineering Status Basit: Working on LVDS TX Non-DPA test creation and regression. Naaman Liaqat: RX_FIFO_LATENCY_SUPPORT test creation and regression completed in W38.5. A test failure was reported during regression on 22/09 and reproduced in the main

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
		SOFT PIPE		environment; regression is in progress. SPETC access granted this week. Muhammad Nadeem: Developing the LVDS test plan covering 3 RX modes: FIFO DPA, FIFO Non-DPA, and DPA CDR. DPA CDR tests reviewed and added; test execution is in progress. SPETC access granted this week.
MIPI PHY DV	Not available.	<u>2</u> • <u>1</u> unique • <u>1</u> shared with ◦ Arm · ARM SOW	In Progress	C-PHY/D-PHY VIP verification is progressing, with schedule impact from environment and access issues. C-PHY behavioral testing reached ~20% before a setup crash and VNC/AVD downtime; the environment has since been restored on the Penang server. D-PHY and C-PHY RTL VIP activities have started, with D-PHY testing underway. Santa Clara access remains the key blocker for D-PHY, as required IP files are unavailable in Penang; the issue has been escalated to Altera.
SDM IP DV	Not available.	<u>2</u> • <u>1</u> unique • <u>1</u> shared with ◦ Arm · ARM SOW ◦ Altera · FMMV /	In Progress	Engineering activities are progressing, with multiple DTS tests and 3 of 4 GLS test cases completed. Remaining DTS, GLS debugging, and sanity regression activities are targeted for completion by the end of this week.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
		Full chip		Ahmed Maroof: Continued DTS testing according to the test plan. Added and reviewed additional DTS tests at the SDM level with the HAS team. Completed: DTS thermal tripping, anti-tampering, and nCATTRIP gated/ungated behavior. In Progress: DTS alarm clearing on reset assertion and DTS power-up/power-down sequencing. Around four previously added tests are expected to be completed soon before proceeding with the next tests. Muhammad Saqib: Debugging 4 GLS test cases for the Analog partition. Completed: Debugging of 3 GLS test cases. In Progress: Debugging of the remaining 1 GLS test case. Running sanity regression for code cleanup. Debugging failing test cases from the sanity regression. Completed: GLS setup was completed last week. Remaining GLS and regression activities are targeted for completion by the end of this wee
SOFT PIPE	Not available.	<u>2</u> <u>1</u> unique	In Progress	Project is Dormant

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
		• <u>1</u> shared with ◦ Arm · ARM SOW ◦ Altera · PCIe Switch / DV ◦ Altera · DV Projects ◦ Altera · KM / LVDS DV ◦ Altera · DV Projects / MC-DMA		
UPF	Not available.	<u>2</u>	In Progress	PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
Physical AI	Physical AI	<u>6</u> • <u>4</u> unique • <u>2</u> shared with ◦ Arm · ARM SOW	In Progress	
Holoscan - JESD	Agilex 7 HSB – AD9986DGX Spark - JESD Integration	<u>4</u> • <u>1</u> unique • <u>3</u> shared with ◦ Altera · Physical AI /	Closing	Core PoC and driver work largely complete. Focus shifted to final documentation, software updates, and delivery to Altera’s internal GitHub. Hardware/software

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
		Holoscan - LiDAR ◦ Altera · Physical AI / Holoscan – YOLO ◦ Arm · ARM SOW		documentation to be finalized before formal closure.
Holoscan - LiDAR	Agilex-5 LiDAR Sensor Ethernet Ingestor	<u>3</u> • <u>1</u> unique • <u>2</u> shared with ◦ Altera · Physical AI / Holoscan - JESD ◦ Altera · Physical AI / Holoscan – YOLO	In Progress	New engineering activity initiated.
Holoscan – YOLO	Agilex 5 Holoscan – YOLO Object-Detection Demo Physical AI inference system on an Agilex 5 device. The existing design combines Image Signal Processing (ISP) and AI inference. The current requirement is to include Holoscan in that design: processed image output is passed	<u>4</u> shared with • Altera · Physical AI / Holoscan - JESD • Altera · Physical AI / Holoscan - LiDAR • Arm · ARM SOW	In Progress	Holoscan-compatible YOLO pipeline setup in progress. Muhammad Moiz Khan working on required SDK changes and software setup before hardware execution/testing. Target: Progress update by Wednesday. Risk: Hardware/server availability may cause delays; dependency involves the Penang/US teams. Fasahat Hussain is working to unblock this.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
	through a bridge interface and driven over Ethernet to an NVIDIA GPU. The immediate objective is to demonstrate this functionality with a suitable design. Demonstration date is 28 October 2026. Reference design: 4Kp30 Multi-Sensor Camera with AI Inference Solution System Example Design for Agilex 5 Devices (Altera FPGA Developer Site).			Final validation approach for video output, metadata, and bounding-box overlays remains to be established.
SW-SDM	SDM Related Projects	<u>7</u> <u>2</u> unique <u>5</u> shared with - Altera · PCIe Drv - Altera · SW-HPS - Altera · SW-Linux - Arm · ARM SOW	Assessment	Click on sub projects to see individual project team updates
Fusa	SDM Functional Safety (FuSa) development executed jointly by Logic Silicon and the Bangalore team. Bangalore retains	<u>6</u> <u>2</u> unique <u>4</u> shared with - Arm · ARM SOW	In Progress	⚠ Sprint 3 has been completed, and the team is moving into Sprint 4.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
	greater familiarity and ownership of the existing codebase; Logic Silicon develops and reviews work internally, then submits it to Bangalore for final review and approval.			
DV Projects	Not available.	<u>3</u> <u>2</u> unique <u>1</u> shared with - Arm · ARM SOW - Altera · PCIe Switch / DV - Altera · KM / LVDS DV - Altera · KM / SOFT PIPE	In Progress	
MC-DMA	Multi channel DMA	<u>1</u> shared with - Arm · ARM SOW - Altera · PCIe Switch / DV - Altera · DV Projects - Altera · KM / LVDS DV - Altera · KM / SOFT PIPE	In Progress	weekly sync will be setup next week

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
MSGDMA	MSGDMA IP Verification	<u>2</u>	In Progress	Verification on Quartus 26.1 covers three data-transfer configurations with Prefetcher Enabled and Disabled modes. Overall verification is progressing well, with full or near-full regression pass rates across most configurations. The main remaining gap is Mod1 with Prefetcher Disabled (20/36 passing), while Mod0 and Mod2 are largely stable. Details 1-Mod0 – Memory-Mapped → Memory-Mapped: MM-to-MM data transfer; 32/32 passing (Prefetcher Disabled), 34/35 passing (Enabled). 2-Mod1 – Memory-Mapped → Avalon-ST: MM data streamed through Avalon-ST; 20/36 passing (Disabled), 41/41 passing (Enabled). 3-Mod2 – Avalon-ST → Memory-Mapped: Avalon-ST data written to MM; 37/37 passing (Disabled), 39/39 passing (Enabled). 4-DV Activities: Mehboob Khaliq working on remaining sideband/large tests and RTL issue resolution; -Abdullah Ijaz leading the work; -Waqar Azeem Baig identified as a potential team member; -Avatar flow transition is not

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
				yet planned but a future work
Embedded IP	Embedded IP DV	<u>5</u> • <u>4</u> unique • <u>1</u> shared with ◦ Arm · ARM SOW	In Progress	
Flash Controller	Flash Controller Design Verification	<u>1</u>	In Progress	Weekly sync will be setup next week
PR Controller	PR Controller Design Verification	<u>1</u>	In Progress	PR IP Controller verification is progressing across both Avalon MM CSR and Conduit interfaces. UVM agent development is complete for both interfaces. Avalon MM CSR validation is underway, with 2 CSR tests completed and no bugs reported; remaining testing is planned for W40. Conduit DV testing is in progress, with 5 tests completed and 2 bugs identified, while the remaining 3 test cases are targeted for completion by end of W39. Current focus is on closing remaining verification activities and analyzing/resolving reported issues. Details Discussed progress on the two PR IP Controller interfaces: Avalon MM CSR and Conduit. Avalon MM CSR UVM Agent

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
				development completed using NIOS V; validation in progress. 2 CSR tests completed with 0 bugs reported; remaining tests planned for W40. Conduit UVM Agent development completed on 21/09. Conduit Interface DV testing in progress with 5 tests completed and 2 bugs reported. Remaining 3 Conduit test cases targeted for completion by end of week. Current focus is on completing the remaining verification activities and analyzing reported issues.
PR IP	PR IP Design Verification	<u>1</u> shared with • Arm · ARM SOW • Altera · Embedded IP / SEU IP	In Progress	❗ PR IP test plan updates are progressing following Altera feedback. SDM documentation access is secured, while ITF + AVATAR clarification remains pending from Umadevi. 2026-W38.5 — Engineering Status Received Altera feedback on PR IP queries and updated the test plan with corresponding test cases, architecture details, and score boarding approach. Altera review comments and latest PR IP updates are being incorporated into the test plan. ITF + AVATAR format queries

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
				are pending feedback from Umadevi. SDM documentation access obtained; review is planned to understand the behavioral model and implementation requirements.
SEU IP	SEU IP Design Verification	<u>1</u> shared with • Arm · ARM SOW • Altera · Embedded IP / PR IP	In Progress	⚠ SEU IP verification planning is progressing, with ITF/Avatar framework analysis and initial test plan review underway. Progress remains dependent on evolving SEU IP specifications and design clarity, so verification activities will advance incrementally as updated design information becomes available. 026-W38.5 – Engineering Status ITF + Avatar: Framework analysis is underway to support UVM environment bring-up, with some workflow and integration questions still requiring clarification. Test Plan: Initial review is complete; further refinement will continue as design details become clearer. SEU IP: Progress is constrained by evolving specifications and limited clarity on the final design and expected changes.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
				Verification planning will therefore proceed incrementally as updated design information becomes available
SPI Avalon MM Bridge	SPI Avalon MM Bridge Design Verification	<u>1</u>	In Progress	Variable wait request (9/18) Maximum wait request (9/21) Read with variable latency (9/22) Reset during transaction (9/23) Back-to-back test case (9/24) The remaining tasks are functional coverage, review, and submission, including any necessary updates or changes based on the review. A few observations identified during testing will also be discussed to determine whether they are actual bugs or expected behavior. Additional test cases may/may not be added based on the functional coverage results.
PCIe Switch	Not available.	<u>13</u> • <u>8</u> unique • <u>5</u> shared with ◦ Arm · ARM SOW ◦ Altera · DV Projects ◦ Altera · KM /	In Progress	 PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
		LVDS DV ◦ Altera · DV Projects / MC- DMA ◦ Altera · KM / SOFT PIPE		
DV	Not available.	<u>7</u> • <u>6</u> unique • <u>1</u> shared with ◦ Arm · ARM SOW ◦ Altera · DV Projects ◦ Altera · KM / LVDS DV ◦ Altera · DV Projects / MC- DMA ◦ Altera · KM / SOFT PIPE	In Progress	
Emulation	Not available.	<u>1</u> shared with • Arm · ARM SOW	In Progress	
Integration/productization	Not available.	<u>2</u> • <u>1</u> unique • <u>1</u> shared with	In Progress	

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
		◦ Arm · ARM SOW		
RTL	Not available.	<u>2</u> • <u>1</u> unique • <u>1</u> shared with ◦ Arm · ARM SOW	In Progress	
FMMV	Not available.	<u>30</u> • <u>20</u> unique • <u>10</u> shared with ◦ Arm · ARM SOW ◦ Altera · KM / SDM IP DV ◦ Altera · KM / DFT DV	In Progress	 PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
DFT	Not available.	<u>4</u> • <u>2</u> unique • <u>2</u> shared with ◦ Arm · ARM SOW	In Progress	
DFT DV	Not available.	<u>1</u> shared with • Arm · ARM SOW • Altera · KM / DFT DV	In Progress	

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
Emulation	Not available.	<u>5</u>	In Progress	
Full chip	Not available.	<u>3</u> shared with - Arm · ARM SOW - Altera · KM / SDM IP DV	In Progress	
Power, SDM, GLS, CDC	Not available.	<u>1</u>	In Progress	
RTL integration	Not available.	<u>4</u> <u>3</u> unique <u>1</u> shared with - Arm · ARM SOW	In Progress	
Software	Not available.	<u>4</u> <u>2</u> unique <u>2</u> shared with - Arm · ARM SOW	In Progress	
VCU subsystem	Not available.	<u>8</u> <u>7</u> unique <u>1</u> shared with - Arm · ARM SOW	In Progress	
CISCO NIC	CISCO NIC	<u>2</u>	Assessment	 PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
AWS	Design verification for AWS.	<u>4</u> • <u>3</u> unique • <u>1</u> shared with ◦ Zero Systems · Zero Power	In Progress	 PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
DV	Design verification for AWS	<u>2</u>	In Progress	
RTL	RTL AWS	<u>2</u> • <u>1</u> unique • <u>1</u> shared with ◦ Zero Systems · Zero Power	In Progress	
PCle Drv	Windows driver development for Altera FPGA PCIe DMA. The FPGA PCIe DMA IP transfers large amounts of data between FPGA-side memory/logic and a Windows PC. The driver makes that hardware usable from Windows, covering device detection, configuration, BAR/register mapping, DMA buffer allocation, transfers, interrupts, and status.	<u>6</u> • <u>3</u> unique • <u>3</u> shared with ◦ Altera · SW-HPS ◦ Altera · SW-Linux ◦ Altera · SW-SDM ◦ Arm · ARM SOW	In Progress	Objectivity discussed: Deliver and validate a complete Windows PCIe MCDMA driver stack for the targeted Agilex-7 platform. **Key High Level Goals** - Define and stabilize driver, user-interface/API, and application requirements with Altera. - Bring up Agilex-7 with the available Linux driver stack as the reference baseline. - Implement the complete Windows DMA software stack. - Develop user-space applications and test/utility

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
	A user-space test application validates PC-to-FPGA and FPGA-to-PC DMA paths.			applications. - Complete hardware integration, testing, and validation. - Deliver an Altera-ready release, including: - Integration, testing, documentation, and supporting utilities. - Migration from the temporary internal GitLab repository to Altera InnerSource GitHub. - A releasable and maintainable package aligned with the previous Arria 10 / Stratix 10 release.
GHRD	GHRD 1.0->2.0: Modernization of Altera Golden Hardware Reference Designs and their build/release infrastructure, providing standardized pre-built FPGA reference designs for supported platforms.	<u>2</u>	In Progress	EMIF IP Porting (GHRD 1.0 → 2.0, Agilex 5): Friday targeted for completion. Mariam: Board validation/memory read-write testing in progress; SoP defined. Timing-file error resolution also in progress. Sheryar: NIOS V IP simulation/memory validation completed across 3 platforms. CI test debugging is in progress.
SW-Linux	Maintain and validate the Altera SoC FPGA Linux kernel through weekly mainline rebasing, stable public releases, and quarterly LTS updates	<u>2</u> • <u>1</u> unique • <u>1</u> shared with ◦ Altera · PCIe Drv ◦ Altera · SW-HPS	In Progress	Planned weekly meeting for status

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
	Including patch migration and CVE fixes. Each rebase is validated through targeted board-farm testing, with additional Coverity analysis via GitHub CI for public and quarterly releases.	◦ Altera · SW-SDM		
SW-HPS	Linux/Freertos/zephyr support	<u>17</u> • <u>11</u> unique • <u>6</u> shared with ◦ Arm · ARM SOW ◦ Altera · PCIe Drv ◦ Altera · SW-Linux ◦ Altera · SW-SDM	In Progress	Click on sub projects to see individual project team updates
Freertos	freertos support on HPS	<u>5</u> • <u>4</u> unique • <u>1</u> shared with ◦ Arm · ARM SOW	In Progress	FreeRTOS work is progressing across upstreaming, USB support, automated regression, and SMP validation Amna Ehtsham: TinyUSB Upstreaming (FreeRTOS): Ongoing contribution and upstreaming activities to the open-source repository. Timeline has been extended through W39. Gul-e-Zahra Haider: USB2 OTG OOB Support for Agilex 5 Daughter Board (FreeRTOS): Feature

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
				extension work is currently in progress. Ahad Qasim: Regression Testing (FreeRTOS): Regression testing activities are ongoing. Automation scripting is being developed to support automated testing. Current board support is limited to 28 peripherals. Target completion is W40. Sadeem Sajid: SMP Design Validation (FreeRTOS): IP development has been completed and testing is underway on the Agilex 5 platform. Verification is being performed using the GHRD build.
Linux	The project is focused on board bring-up and maintenance of the software stack around U-Boot and Linux. The team supports the boot flow, peripheral drivers, and issues that appear when IP or hardware changes are introduced. The scope mainly covers the HPS side	<u>5</u> • <u>3</u> unique • <u>2</u> shared with ◦ Arm · ARM SOW	In Progress	⚠ The team's is busy in keeping the U-Boot/Linux software stack ready for releases and resolve driver or software issues caused by hardware/IP changes.
Zephyr	Zephyr support on HPS	<u>6</u> • <u>4</u> unique	In Progress	Project is actively progressing toward the 26.3.1 EOM releasewith the

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
		• <u>2</u> shared with ◦ Arm · ARM SOW		primary focus on completing and validating NAND boot through both TFTP and SD-card-based approaches, while closing Agilex 3 testing and Agilex 5 bring-up dependencies. Scope: Release 26.3.1 (EOM), covering NAND boot development, TFTP enablement, SD-card-based NAND boot, Agilex 3 regression/system testing, and Agilex 5 hardware bring-up and infrastructure support. Current Focus: Enable and validate NAND boot through two approaches: NAND Driver + TFTP and NAND Stream via SD Card. Current investigation includes large-file corruption and boot mode issues. Ongoing Scope: NAND driver development, TFTP support, SD-card driver modifications, NAND boot implementation/testing, Agilex 3 regression and system platform setup, and Agilex 5 bring-up, hardware kit, infrastructure, power, and boot support. Team Ownership: Ashraf – NAND driver; Waleed – SD-card/NAND boot and boot-mode support; Maryam – TFTP and NAND boot support; Hareem – Agilex 3 regression test, peripherals,

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
				boot flow and system testing; Murtaza – hardware kit, Agilex 5 bring-up, infrastructure, power and boot support. Key Release Deliverables: Working NAND driver, validated NAND boot, integrated TFTP support, operational SD-card-based NAND boot, Agilex 3 enablement, Agilex 5 hardware bring-up, infrastructure/power readiness, and resolution of large-file corruption and boot mode issues
AI Skills	Use AI Skill and agents to automate RTL and software generation workflows	<u>Z</u>	In Progress	⚠ AI Skill demo was presented to the stakeholders on Friday. Current Status: Waiting for stakeholder feedback.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
SERDES FALCON Layout and Design	Project Description: Custom layout and design support for the 256G FALCON SerDes in TSMC 3nm technology, focusing on the physical layout of high-speed transceiver and ESD protection structures, targeting tape-out in Q2 2027.	<u>6</u> • <u>3</u> unique • <u>3</u> shared with ◦ Analog Design · 65nm Analog IP Development ◦ Analog Design · TLP-ESD Test Lab ◦ Analog Design · Voltus-XFi Reliability Verification	In Progress	The team has been onboarded on SERDES custom layout in 3nm TSMC, initial training has started and the team's onboarding is expected to complete in a week. The TO is expected in Q2 of 2027 and our team would be supporting layout of transceiver and ESD structures.
Voltus-XFi Reliability Verification	The project focuses on automating and executing IC reliability verification using Voltus-XFi batch-mode flows. The team is integrating and validating the PG team's existing reliability-verification scripts on the Cheetah and APEX environments, then applying the flow to larger, more realistic test cases containing large parasitic datasets and long transient simulations. In simple terms, establishing a reliable simulation flow to check whether the	<u>3</u> • <u>2</u> unique • <u>1</u> shared with ◦ Analog Design · SERDES FALCON Layout and Design ◦ Analog Design · TLP-ESD Test Lab	In Progress	The initial pipe-cleaning phase is complete: the team configured the PG team's RV scripts in Cheetah and APEX and successfully ran several small test cases. The team has now moved to large-scale validation, running two large test cases involving significant parasitic data and lengthy transient simulations. Results/progress are expected to be shared with the PG team on Friday, after which the next phase of work will be aligned.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
	chip/design can operate safely under electrical stresses and real interconnect effects.			
Layout Verification Custom Suite Development	Development of a custom software suite to support and automate IC layout verification activities, in coordination with the PG team. The project includes building the core toolset and establishing a dedicated development team.	<u>1</u> shared with - Analog Design · 65nm Analog IP Development - Analog Design · PCB Design activity - Analog Design · TLP-ESD Test Lab	In Progress	Development of a custom software suite to support IC layout verification activities. Initial alignment with the PG team is complete, the task lead has been hired, and team onboarding is underway, with project execution planned to begin in mid-October 2026.
65nm Analog IP Development	Design and development of reusable 65nm analog IP blocks, including Bandgap Reference, Current Reference, and ADC, for integration into edge-computing SoCs.	<u>4</u> <u>1</u> unique <u>3</u> shared with - Analog Design · Layout Verification Custom Suite Development - Analog Design · PCB Design activity - Analog Design · TLP-ESD Test Lab - Analog Design · SERDES FALCON Layout and Design	In Progress	
ADC IPs	Not available.	0	In Progress	
Bandgap reference	Not available.	0	In Progress	

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
Current reference	Not available.	0	In Progress	
PCB Design activity	PCB Design activity	4 • 2 unique • 2 shared with ◦ Analog Design · TLP-ESD Test Lab ◦ Analog Design · 65nm Analog IP Development ◦ Analog Design · Layout Verification Custom Suite Development	In Progress	
Agilex-7 daughter boards	Not available.	0	In Progress	Team working on it
DAQ card for DD	Not available.	0	In Progress	The tool's license unavailability has slowed down the activity, it is supposed to pick up pace again around end of September
TLP-ESD Test Lab	The team is establishing a test lab for specialized electrical characterization, including TLP-based ESD testing	3 shared with • Analog Design · PCB Design activity • Analog Design · 65nm Analog IP Development • Analog Design · Layout Verification Custom Suite Development • Analog Design · SERDES FALCON Layout and Design • Analog Design · Voltus-XFi Reliability	In Progress	Instrumentation has been short-listed and forward to R&S for local door-to-door delivery in Pakistan, waiting for their quote. Design of the custom harnesses for TLP-ESD measurement has been launched.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
Verification				

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
ARM SOW	Not available.	<u>39</u> • <u>8</u> unique • <u>31</u> shared with ◦ Altera · SW-HPS / Linux ◦ Altera · PCIe Switch / DV ◦ Altera · DV Projects ◦ Altera · KM / LVDS DV ◦ Altera · DV Projects / MC-DMA ◦ Altera · KM / SOFT PIPE ◦ Altera · FMMV / DFT ◦ Altera · FMMV / RTL integration ◦ Altera · FMMV / Software ◦ Altera · Embedded IP / PR IP ◦ Altera · Embedded IP / SEU IP ◦ Altera · FMMV / Full chip ◦ Altera · PCIe Drv ◦ Altera · SW-SDM / Fusa ◦ Altera · PCIe Switch / RTL ◦ Altera · PCIe Switch / Emulation ◦ Altera · SW-HPS / Zephyr ◦ Altera · Physical AI / Holoscan - JESD ◦ Altera · Physical AI / Holoscan – YOLO ◦ Altera · KM / SDM IP DV ◦ Altera · PCIe Switch ◦ Altera · KM / DFT DV ◦ Altera · FMMV / DFT DV ◦ Altera · PCIe Switch / Integration/productization ◦ Altera · SW-HPS / Freertos ◦ Altera · KM / MIPI PHY DV ◦ Altera · FMMV / VCU subsystem	Assessment	 No project information available

PROJECT FAMILY — LOGICSILICON

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
NPU	Not available.	0	Assessment	⚠️ Project not currently tracked by PMO, Resource assignment also not clear

PROJECT FAMILY — ZERO SYSTEMS

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
Zero Power	The customer develops a generic motor-controller IC/core with generic I/O. For each end customer, a customized application hardware layer is designed around that core to implement customer-specific requirements. Logic Silicon is taking over this digital design and verification work from a previous India-based service company.	<u>1</u> shared with Altera · AWS / RTL	Assessment	⚠️ Zero Power is still in handover. Scope is not yet defined at a granular level. A five-month engagement is expected for now, with duration subject to execution feasibility. Kickoff meetings will start when the project is ready.