

Project report

Filter: all groups. Generated 26 Sept 2026, 11:58.

23

Projects currently tracked

134

Engineering resources (de-duplicated)

Engineering resources are counted once when a person appears on more than one project. Select a number to see names and utilization, or a project count to see the other projects. Select a sub-project count under a project name to show or hide its sub-projects. Description and status show through the first blank line. A longer description or status is shortened with ... and See complete description or See complete status. Select See complete description or See complete status when the text continues. A red mark in Status means the last status report is more than a week old.

SUMMARY BY PROJECT FAMILY

PROJECT FAMILY	PROJECTS	ENGINEERING RESOURCES	RESOURCE NOTES
Altera	14	113	81 unique 32 shared with 2 projects
Analog Design	6	13	No sharing across groups
Arm	1	39	8 unique 31 shared with 27 projects
LogicSilicon	1	0	None assigned
Zero Systems	1	1	1 shared with 1 project
Total	23	134	

PROJECT FAMILY — ALTERA

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
KM ▼ 8 sub-projects	Not available.	16 11 unique 5 shared with 6 projects	In Progress	🔴 Click on sub projects to see individual project team updates
Coverage	Not available.	2 1 unique 1 shared with 1 project	In Progress	PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
DFD DV	Not available.	1	In Progress	- Previously blocked by access; access was restored and the assigned testing was successfully completed. - Required... See complete status
DFT DV	Not available.	4 2 unique 2 shared with 3 projects	In Progress	PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
LVDS DV	Not available.	3 1 unique 2 shared with 5 projects	In Progress	LVDS IP verification covers 3 RX modes: FIFO DPA, FIFO Non-DPA, and DPA CDR, along with multiple TX configurations... See complete status
MIPI PHY DV	Not available.	2 1 unique 1 shared with 1 project	In Progress	C-PHY/D-PHY VIP verification is progressing, with schedule impact from environment and access issues. C-PHY behavioral... See complete status
SDM IP DV	Not available.	2 1 unique 1 shared with 2 projects	In Progress	Engineering activities are progressing, with multiple DTS tests and 3 of 4 GLS test cases completed. Remaining DTS, GLS... See complete status
SOFT PIPE	Not available.	2 1 unique 1 shared with 5 projects	In Progress	Project is Dormant
UPF	Not available.	2	In Progress	PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
Physical AI ▼ 3 sub-projects	Physical AI	6 4 unique 2 shared with 1 project	In Progress	

Holoscan - JESD	Agilex 7 HSB – AD9986DGX Spark - JESD Integration	4 1 unique 3 shared with 3 projects	Closing	Core PoC and driver work largely complete. Focus shifted to final documentation, software updates, and delivery to... See complete status
Holoscan - LiDAR	Agilex-5 LiDAR Sensor Ethernet Ingestor	3 1 unique 2 shared with 2 projects	In Progress	New engineering activity initiated.
Holoscan – YOLO	Agilex 5 Holoscan – YOLO Object-Detection Demo See complete description	4 shared with 3 projects	In Progress	Holoscan-compatible YOLO pipeline setup in progress. Muhammad Moiz Khan working on required SDK changes and software... See complete status
SW-SDM ▼ 1 sub-project	SDM Related Projects	7 2 unique 5 shared with 4 projects	Assessment	Click on sub projects to see individual project team updates
Fusa	SDM Functional Safety (FuSa) development executed jointly by Logic Silicon and the Bangalore team. See complete description	6 2 unique 4 shared with 1 project	In Progress	🔴 Sprint 3 has been completed, and the team is moving into Sprint 4.
DV Projects ▼ 2 sub-projects	Not available.	3 2 unique 1 shared with 4 projects	In Progress	
MC-DMA	Multi channel DMA	1 shared with 5 projects	In Progress	weekly sync will be setup next week
MSGDMA	MSGDMA IP Verification	2	In Progress	Verification on Quartus 26.1 covers three data-transfer configurations with Prefetcher Enabled and Disabled modes... See complete status
Embedded IP ▼ 5 sub-projects	Embedded IP DV	5 4 unique 1 shared with 1 project	In Progress	
Flash Controller	Flash Controller Design Verification	1	In Progress	Weekly sync will be setup next week
PR Controller	PR Controller Design Verification	1	In Progress	PR IP Controller verification is progressing across both Avalon MM CSR and Conduit interfaces. UVM agent development is... See complete status
PR IP	PR IP Design Verification	1 shared with 2 projects	In Progress	🔴 PR IP test plan updates are progressing following Altera feedback. SDM documentation access is secured, while ITF +... See complete status
SEU IP	SEU IP Design Verification	1 shared with 2 projects	In Progress	🔴 SEU IP verification planning is progressing, with ITF/Avatar framework analysis and initial test plan review underway... See complete status
SPI Avalon MM Bridge	SPI Avalon MM Bridge Design Verification	1	In Progress	Variable wait request (9/18) Maximum wait request (9/21) Read with variable latency (9/22) Reset during transaction... See complete status
PCIe Switch ▼ 4 sub-projects	Not available.	13 8 unique 5 shared with 5 projects	In Progress	🔴 PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
DV	Not available.	7 6 unique 1 shared with 5 projects	In Progress	
Emulation	Not available.	1 shared with 1 project	In Progress	
Integration/productization	Not available.	2 1 unique 1 shared with 1 project	In Progress	
RTL	Not available.	2 1 unique 1 shared with 1 project	In Progress	
FMMV ▼ 8 sub-projects	Not available.	30 20 unique 10 shared with 3 projects	In Progress	🔴 PMO is currently focused only on resource tracking. Project status are being handled directly by the

HW team.			
DFT	Not available.	4 2 unique 2 shared with 1 project	In Progress
DFT DV	Not available.	1 shared with 2 projects	In Progress
Emulation	Not available.	5	In Progress
Full chip	Not available.	3 shared with 2 projects	In Progress
Power, SDM, GLS, CDC	Not available.	1	In Progress
RTL integration	Not available.	4 3 unique 1 shared with 1 project	In Progress
Software	Not available.	4 2 unique 2 shared with 1 project	In Progress
VCU subsystem	Not available.	8 7 unique 1 shared with 1 project	In Progress
CISCO NIC	CISCO NIC	2	Assessment ⓘ PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
AWS ▼ 2 sub-projects	Design verification for AWS.	4 3 unique 1 shared with 1 project	In Progress ⓘ PMO is currently focused only on resource tracking. Project status are being handled directly by the HW team.
DV	Design verification for AWS	2	In Progress
RTL	RTL AWS	2 1 unique 1 shared with 1 project	In Progress
PCIe Drv	Windows driver development for Altera FPGA PCIe DMA. See complete description	6 3 unique 3 shared with 4 projects	In Progress Objectivity discussed: Deliver and validate a complete Windows PCIe MCDMA driver stack for the targeted Agilex-7... See complete status
GHRD	GHRD 1.0->2.0: Modernization of Altera Golden Hardware Reference Designs and their build/release infrastructure... See complete description	2	In Progress EMIF IP Porting (GHRD 1.0 → 2.0, Agilex 5): Friday targeted for completion. See complete status
SW-Linux	Maintain and validate the Altera SoC FPGA Linux kernel through weekly mainline rebasing, stable public releases, and... See complete description	2 1 unique 1 shared with 3 projects	In Progress Planned weekly meeting for status
SW-HPS ▼ 3 sub-projects	Linux/FreeRTOS/zephyr support	17 11 unique 6 shared with 4 projects	In Progress Click on sub projects to see individual project team updates
FreeRTOS	freertos support on HPS	5 4 unique 1 shared with 1 project	In Progress FreeRTOS work is progressing across upstreaming, USB support, automated regression, and SMP validation See complete status
Linux	The project is focused on board bring-up and maintenance of the software stack around U-Boot and Linux. See complete description	5 3 unique 2 shared with 1 project	In Progress ⓘ The team's is busy in keeping the U-Boot/Linux software stack ready for releases and resolve driver or software issues... See complete status
Zephyr	Zephyr support on HPS	6 4 unique 2 shared with 1 project	In Progress Project is actively progressing toward the 26.3.1 EOM releasewith the primary focus on completing and validating NAND... See complete status
AI Skills	Use AI Skill and agents to automate RTL and software generation workflows	7	In Progress ⓘ AI Skill demo was presented to the stakeholders on Friday. Current Status: Waiting for stakeholder feedback.

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
SERDES FALCON Layout and Design	Project Description: Custom layout and design support for the 256G FALCON SerDes in TSMC 3nm technology, focusing on... See complete description	6 3 unique 3 shared with 3 projects	In Progress	The team has been onboarded on SERDES custom layout in 3nm TSMC, initial training has started and the team's onboarding... See complete status
Voltus-XFI Reliability Verification	The project focuses on automating and executing IC reliability verification using Voltus-XFI batch-mode flows. The team... See complete description	3 2 unique 1 shared with 2 projects	In Progress	The initial pipe-cleaning phase is complete: the team configured the PG team's RV scripts in Cheetah and APEX and... See complete status
Layout Verification Custom Suite Development	Development of a custom software suite to support and automate IC layout verification activities, in coordination with... See complete description	1 shared with 3 projects	In Progress	Development of a custom software suite to support IC layout verification activities. Initial alignment with the PG team... See complete status
65nm Analog IP Development ▼ 3 sub-projects	Design and development of reusable 65nm analog IP blocks, including Bandgap Reference, Current Reference, and ADC, for... See complete description	4 1 unique 3 shared with 4 projects	In Progress	
ADC IPs	Not available.	0	In Progress	
Bandgap reference	Not available.	0	In Progress	
Current reference	Not available.	0	In Progress	
PCB Design activity ▼ 2 sub-projects	PCB Design activity	4 2 unique 2 shared with 3 projects	In Progress	
Agilex-7 daughter boards	Not available.	0	In Progress	Team working on it
DAQ card for DD	Not available.	0	In Progress	The tool's license unavailability has slowed down the activity, it is supposed to pick up pace again around end of... See complete status
TLP-ESD Test Lab	The team is establishing a test lab for specialized electrical characterization, including TLP-based ESD testing	3 shared with 5 projects	In Progress	Instrumentation has been short-listed and forward to R&S for local door-to-door delivery in Pakistan, waiting for their... See complete status

PROJECT FAMILY — ARM

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
ARM SOW	Not available.	39 8 unique 31 shared with 27 projects	Assessment	ⓘ No project information available

PROJECT FAMILY — LOGICSILICON

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
NPU	Not available.	0	Assessment	ⓘ Project not currently tracked by PMO, Resource assignment also not clear

PROJECT FAMILY — ZERO SYSTEMS

PROJECT	DESCRIPTION	ENGINEERING RESOURCES	STATE	STATUS
Zero Power	The customer develops a generic motor-controller IC/core with generic I/O. For each end customer, a customized... See complete description	1 shared with 1 project	Assessment	ⓘ Zero Power is still in handover. Scope is not yet defined at a granular level. A five-month engagement is expected for... See complete status