








Name	Value
clk	1
reset_n	1
rx	1
> dbit_select_l[2:0]	3
> sbit_select_l[1:0]	2
> parity_select_l[1:0]	2
rx_done_tick	0
> rx_dout[7:0]	00
parity_error	0
s_tick	1
> state_reg[2:0]	0
> n_reg[2:0]	7
> b_reg[7:0]	55



Name ^1	Slice LUTs (63400)	Slice Registers (126800)	Block RAM Tile (135)	Bonded IOB (210)	BUFGCTRL (32)	
▼ <b>N</b> uart_transceiver	209	176	1	36	1	
>  baud_gen (baud_generator)	29	14	0	0	0	
 receiver (uart_rx)	49	21	0	0	0	
>  rx_fifo (fifo_generator_0)	48	60	0.5	0	0	
 transmitter (uart_tx)	35	21	0	0	0	
>  tx_fifo (fifo_generator_0)	48	60	0.5	0	0	






Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	3.782 ns	Worst Hold Slack (WHS):	0.132 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	355	Total Number of Endpoints:	355	Total Number of Endpoints:	181

All user specified timing constraints are met.





Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.097 W
Design Power Budget:	Not Specified
Process:	typical
Power Budget Margin:	N/A
Junction Temperature:	25.4°C
Thermal Margin:	59.6°C (12.9 W)
Ambient Temperature:	25.0 °C
Effective $\theta_{JA}$ :	4.6°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

On-Chip Power

