


Name ^1	Slice LUTs (63400)	Slice Registers (126800)	Block RAM Tile (135)	Bonded IOB (210)	BUFGCTRL (32)
∨ N uart_transceiver	209	176	1	36	1
> II baud_gen (baud_generator)	29	14	0	0	0
receiver (uart_nx)	49	21	0	0	0
> II rx_fifo (fifo_generator_0)	48	60	0.5	0	0
transmitter (uart_tx)	35	21	0	0	0
> II bx_fifo (fifo_generator_0)	48	60	0.5	0	0





Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	3.782 ns	Worst Hold Slack (WHS):	0.132 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	355	Total Number of Endpoints:	355	Total Number of Endpoints:	181
All user specified timing constrai	807 1111 29	12.00	333	Total Number of Endpoints.	101



Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.097 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 25.4°C

Thermal Margin: 59.6°C (12.9 W)

Ambient Temperature: 25.0 °C

Effective 9JA: 4.6°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

