## LOGIC PROJECT

Vending Machine
DR. Howida Abd Ailatif

## Digital Logic Design, CS221 - Assignment ASSIGNMENT Title:

### **Vending Machine**

No.	Name & Email	Academic Number	Task Completed	
1.2	Mahmoud Galal Ramadan El-Gendy	20812021101328		
<b>1.2</b>	mahmoudgalal173.95@gmail.com	20012021101520	Code, Simulation,	
2.1	Hassan Mohamed Hassan Ali	lassan Mohamed Hassan Ali 20812021101068		
2.1	hassanalzyat.contact@gmail.com	20012021101000	diagram using	
3.2	Karim Salah Eldin Aboumesalam	20812021101453	Active HDL	
<b>3.2</b>	kimos20139@gmail.com	20012021101433		
4.2	Menna Allah Essam Ahmed Salem	20812021200937	20TK (Truth Tables - K-Maps	
4.2	me762927@gmail.com	20812021200937	Boolean Functions)	
5.2	Mohamed Gehad Hussien Metwally	20812021100025	Document,	
5.2	engmgehad@gmail.com	20812021100025	State Diagram	
6.2	Nancy Ayman Nabil Mohamed	20812021200506		
0.2	na8594761@gmail.com	20012021200300	10TK – 15TK	
7.4	Reham Hamdy Mohamed Ibrahim	20812021201109	(Truth Tables K-Maps	
7.1	rehamhamdi53@gmail.com	20812021201109	Boolean Functions)	
8.1	Shahd AlSayed Ahmed Ali	20812021200543		
0.1	shahdelsayed3303@gmail.com	20812021200343		
9.1	Shahd AbdelNabi Mahmoud AbdelNabi	20812021200898		
<b>9.</b> 1	shahdelshamy964@gmail.com	20812021200898	Design using	
10.1	Shehab Shukri AbdelNabi Ibrahim	20012021101004	Proteus	
10.1	sh.s.ghazal2003@gmail.com	20812021101006		

#### "The assignment Aim"

A vending machine is a self-service device that allows customers to purchase products or services without the need for human intervention. It is a common sight in various public spaces such as schools, offices, airports, train stations, and shopping centers.


The primary purpose of a vending machine is to provide convenience and accessibility to customers. It typically consists of a cabinet or enclosure that houses the products, a selection mechanism, a payment system, and a dispensing mechanism.

#### The content of our vending machine:


contains 3 products. You can enter prices of 10, 15, and 20 If you enter price that bigger than the product price you will get the product and the exchange of your many. If you enter price less than product price the Machine will wait to the rest for specific time if you don't the process will be canceled, and machine will get out your money.

#### **The Problem Solution**

#### **Inputs:**



#### **Outputs:**



#### For 10TK

#### **Truth Tables:**

Q	Y	Х	Q*	Z	C2	C1
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	-	0	0		0	0
0	1	+	0	1	1	
	0	0	0	0	0	-
1	0	1	0	1	0	0
		0	0		0	
1	1	1	0	1	1	1

#### State Diagram:



#### K-Maps & Boolean Functions:

Q YX	00	01	11	10
0	8	-	0	
1	8	0	0	0

$$Q^* = Q'Y'X$$

Q YX	00	01	11	10
0	8		+	
1	0		-	-


$$Z = Y + QX$$


Q YX	00	01	11	10
0			+	
1		0		0

Q YX	00	01	11	10
0	0	0	0	0
1	+	0	+	-

C1 = QY + QX'

#### Logic Circuits Design:






#### For 15TK

#### **Truth Tables:**

Q2	Q1	Y	Х	<b>Q</b> 2*	Q1*	Z	C2	C1
0	0	0	0	0		0	0	0
0	0	0	1	0	1	0	0	0
0	0	1	0	1	0	0	0	0
0	0	-	-	0	0	-	0	+
0	-	0		0			0	+
0	-	0	-	-			0	0
0	-	-		0		-	0	0
0	1	1	1	0		1	1	0
-	0	0	0	0	0	0	-	0
-	0	0	-	0		-	0	
+	0	-		0		-	0	+
	0	-	-	0		-	-	+
	-	0	0	X	X	X	X	X
-	1	0	1	X	X	X	X	X
+	1	1	0	X	X	X	X	X
	1	1	1	X	X	X	X	X

#### State Diagram:



#### K-Maps & Boolean Functions:

YX Q <sub>2</sub> Q <sub>1</sub>	00	01	11	10
00	0	0	0	-
01	0	1	0	0
11	X	X	X	X
10	0	0	0	8

YX Q <sub>2</sub> Q <sub>1</sub>	00	01	11	10
00	0	+	0	0
01	0	0	0	0
11	X	X	X	X
10	0	0	0	0

$$Q1* = Q2'Q1'Y'X$$

YX Q <sub>2</sub> Q <sub>1</sub>	00	01	11	10
00		0	-	0
01	0	0	-	+
11	X	X	X	X
10		1		1

 $Z = YX + Q_1Y + Q_2X + Q_2Y$ 


YX Q <sub>2</sub> Q <sub>1</sub>	00	01	11	10
00	0			
01	0	0	1	0
11	X	X	Х	X
10	1	0	1	0


C2 = Q2Y'X' + Q1YX + Q2YX

YX Q2 Q1	00	01	11	10
00	0	0		0
01	1	0	0	0
11	X	X	Х	X
10	0	0	-	1

 $C_1 = Q_2Y + Q_1'YX + Q_1Y'X'$ 

#### Logic Circuits Design:






#### For 20TK

#### **Truth Tables:**

Q2	Q1	Y	Х	<b>Q</b> 2*	Q1*	Z	C2	C1
	0	0	0	0		0	0	0
0	0	0	1	0	1	0	0	0
0	0	1	0	1	0	0	0	0
0	0	-	1	0	0	-	0	0
0	-	0	0	0			0	-
0		0	1	1	0	0	0	0
0		1	0	1	1	0	0	0
0		1	1	0	0	1	0	-
	0	0	0	0	0	0	-	0
-	0	0	1	-	-		0	0
-	0	-	0	0		-	0	0
-	0	-	1	0		-	-	0
-	-	0	0	0			-	-
1	1	0	1	0	0	1	0	
-	-	1	0	0	0	1	0	+
-	-	1	1	0	0	1	1	-

#### State Diagram:



#### K-Maps & Boolean Functions:

YX Q <sub>2</sub> Q <sub>1</sub>	00	01	11	10
00	0	0	0	+
01	0	1	0	1
11	0	0	0	0
10	0	1	0	0

0.*-	ONVY	ONOWY	+ O2O1'Y'X
U2" =	U2 TX +	U2 U11 X	+ U2U1 Y X

YX Q2 Q1	00	01	11	10
00	0	+	0	0
01	0	0	0	-
11	0	0	0	0
10	0	1	0	0

Q1\* = Q1'Y'X + Q2'Q1YX'

YX Q2 Q1	00	01	11	10
00	0	0	+	0
01	0	0	1	0
11	0	1	1	
10	0	0		- 1

$$Z = YX + Q_2Y + Q_2Q_1X$$


YX Q2 Q1	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	0	1	0
10	1	0	1	0


C2 = Q2Y'X' + Q2YX

YX Q <sub>2</sub> Q <sub>1</sub>	00	01	11	10
00	8	0	0	0
01	-	0	1	0
11	+	0	+	-
10	0	0	0	0

C1 = Q2Q1X' + Q1YX + Q1Y'X'

#### Logic Circuits Design:





#### **Implementation**

#### Implementation the system using Verilog HDL:

20:

```
module VendingMachine_20 (clock, reset, price_1, price_2, out, change_1, change_2);
    input price_1, price_2;
    output reg out;
    output reg change_1, change_2;
    parameter A = 2'b00;
    parameter B = 2'b01;
   parameter C = 2'b10;
   parameter D = 2'b11;
    reg [1:0] currentState;
   reg [1:0] NextState;
   always @(posedge clock)
    begin
       begin
          currentState <= A;</pre>
          NextState <= A;
         out <= 1'b0;
         change_1 <= 1'b0;
          change_2 <= 1'b0;
          2'b00:
             currentState <= A;</pre>
             change_1 <= 1'b0;
             change_2 <= 1'b0;
          2'b01:
              change_1 <= 1'b0;
              change_2 <= 1'b0;
```

```
2'b10:
 begin
  change_1 <= 1'b0;
  change_2 <= 1'b0;
 begin
  out <= 1'b1;
  change_1 <= 1'b0;
   change_2 <= 1'b0;
  begin
    change_1 <= 1'b1;
   change_2 <= 1'b0;
2'b01:
  begin
   change_1 <= 1'b0;
   change_2 <= 1'b0;
  begin
  change_1 <= 1'b0;
   change_2 <= 1'b0;
  begin
   change_1 <= 1'b1;
   change_2 <= 1'b0;
 C: case({price_2,price_1})
begin
 change_1 <= 1'b0;
   change_2 <= 1'b1;
end
```

```
2'b01:
            begin
              change_1 <= 1'b0;
               change_2 <= 1'b0;
             begin
              change_1 <= 1'b0;
               change_2 <= 1'b0;
            2'b11:
             begin
               change_1 <= 1'b0;
               change_2 <= 1'b1;
            D: case({price_2,price_1})
            begin
              change_1 <= 1'b1;
              change_2 <= 1'b1;
            begin
              change_1 <= 1'b0;
              change_2 <= 1'b0;
            begin
              change_1 <= 1'b1;
               change_2 <= 1'b0;
            2'b11:
               change_1 <= 1'b1;
                change_2 <= 1'b1;
             endcase
155 endmodule
```

```
1 module VendingMachine_15 (clock, reset, price_1, price_2, out, change_1, change_2);
     input price_1, price_2;
      output reg out;
      output reg change_1, change_2;
      reg [1:0] NextState;
      always @(posedge clock)
       begin
          change_1 <= 1'b0;
          change_2 <= 1'b0;
            A: case({price_2,price_1})
         2'b00:
             currentState <= A;
out <= 1'b0;</pre>
               change_2 <= 1'b0;
              change_2 <= 1'b0;
              change_1 <= 1'b0;
               change_2 <= 1'b0;
               change_1 <= 1'b1;
               change_2 <= 1'b0;
```

```
endcase
 B: case({price_2,price_1})
currentState <= C;
out <= 1'b0;</pre>
change_2 <= 1'b0;
begin
 change_1 <= 1'b0;
 change_2 <= 1'b0;
 change_1 <= 1'b0;
 change_2 <= 1'b1;
 change_2 <= 1'b1;
  change_1 <= 1'b0;
  change_2 <= 1'b0;
  change_1 <= 1'b1;
  change_2 <= 1'b1;
```

```
module VendingMachine_10 (clock, reset, price_1, price_2, out, change_1, change_2);
        input clock;
        input reset;
        input price_1, price_2;
        output reg out;
        output reg change_1, change_2;
        parameter A = 2'b00;
        parameter B = 2'b01;
        reg [1:0] currentState;
        reg [1:0] NextState;
        always @(posedge clock)
         begin
           if (reset)
             begin
              currentState <= A;</pre>
               NextState <= A;
               out <= 1'b0;
               change_1 <= 1'b0;
               change_2 <= 1'b0;
             end
           else
             begin
               currentState <= NextState;</pre>
               case(currentState)
                 A: case({price_2,price_1})
               2'b00:
                 begin
                  currentState <= A;</pre>
                   out <= 1'b0;
                   change_1 <= 1'b0;
                   change_2 <= 1'b0;
                 end
               2'b01:
                 begin
                   currentState <= B;</pre>
                   out <= 1'b0;
                   change_1 <= 1'b0;
                   change_2 <= 1'b0;
```

```
2'b10:
                begin
                  change_1 <= 1'b0;
                 change_2 <= 1'b0;
              2'b11:
                begin
                 out <= 1'b1;
                 change_1 <= 1'b0;
                 change_2 <= 1'b1;
                endcase
                B: case({price_2,price_1})
              2'b00:
                begin
                  currentState <= A;</pre>
                 out <= 1'b0;
                 change_1 <= 1'b1;
                 change_2 <= 1'b0;
                end
              2'b01:
                begin
                  currentState <= A;</pre>
                 out <= 1'b1;
                 change_1 <= 1'b0;
                 change_2 <= 1'b0;
                end
              2'b10:
                begin
                  currentState <= A;
                 out <= 1'b1;
                 change_1 <= 1'b1;
                  change_2 <= 1'b0;
              2'b11:
                begin
                  currentState <= A;</pre>
                 out <= 1'b1;
                 change_1 <= 1'b1;
                  change_2 <= 1'b1;
               endcase
         end
92 endmodule
```

#### Result:

```
1 module Result (z_10,z_15,z_20,c1_10,c1_15,c1_20,c2_10,c2_15,c2_20,z,c1,c2);
2    input z_10,z_15,z_20,c1_10,c1_15,c1_20,c2_10,c2_15,c2_20;
3
4    output z,c1,c2;
5
6    assign z= z_10 | z_15 | z_20;
7    assign c1= c1_10 | c1_15 | c1_20;
8    assign c2= c2_10 | c2_15 | c2_20;
9
10 endmodule
```

#### **Reset Control:**

```
module ResetControl (resetin,in,restout);
input resetin,in;

output restout;

assign restout = resetin | ~in;

endmodule
```

#### **Priority Encoder:**

```
module PriorityEncoder (in1, in2, in3, in4, in5, in6, in7, in8, enable, out1, out2, out3);
    input in1, in2, in3, in4, in5, in6, in7, in8;
    input enable;
    output reg out1, out2, out3;
    always @ (enable, in1, in2, in3, in4, in5, in6, in7, in8)
        begin
            if(enable == 1)
            begin
                if(in8 == 1)
                                begin out3=1'b1; out2=1'b1; out1=1'b1; end
                else if(in7 == 1) begin out3=1'b1; out2=1'b1; out1=1'b0; end
                else if(in6 == 1) begin out3=1'b1; out2=1'b0; out1=1'b1; end
                else if(in5 == 1) begin out3=1'b1; out2=1'b0; out1=1'b0; end
                else if(in4 == 1) begin out3=1'b0; out2=1'b1; out1=1'b1; end
                else if(in3 == 1) begin out3=1'b0; out2=1'b1; out1=1'b0; end
                else if(in2 == 1) begin out3=1'b0; out2=1'b0; out1=1'b1; end
                else if(in1 == 1) begin out3=1'b0; out2=1'b0; out1=1'b0; end
                                  begin out3=1'bz; out2=1'bz; out1=1'bz; end
            else begin out3=1'bz; out2=1'bz; out1=1'bz; end
        end
endmodule
```


#### Decoder:

```
module Decoder (in1, in2, in3, enable, out1, out2, out3, out4, out5, out6, out7, out8);
    input in1, in2, in3;
    input enable;
    output reg out1, out2, out3, out4, out5, out6, out7, out8;
    always @ (enable or in1, in2, in3)
        begin
            if(enable == 1)
                begin
                    if(in3==1'b0 && in2==1'b0 && in1==1'b0) begin
                    {out8,out7,out6,out5,out4,out3,out2,out1} = 8'b00000001; end
                    else if(in3==1'b0 && in2==1'b0 && in1==1'b1) begin
                    {out8,out7,out6,out5,out4,out3,out2,out1} = 8'b00000010; end
                    else if(in3==1'b0 && in2==1'b1 && in1==1'b0) begin
                    {out8,out7,out6,out5,out4,out3,out2,out1} = 8'b00000100; end
                    else if(in3==1'b0 && in2==1'b1 && in1==1'b1) begin
                    {out8,out7,out6,out5,out4,out3,out2,out1} = 8'b00001000; end
                    else if(in3==1'b1 && in2==1'b0 && in1==1'b0) begin
                    {out8,out7,out6,out5,out4,out3,out2,out1} = 8'b00010000; end
                    else if(in3==1'b1 && in2==1'b0 && in1==1'b1) begin
                    {out8,out7,out6,out5,out4,out3,out2,out1} = 8'b00100000; end
                    else if(in3==1'b1 && in2==1'b1 && in1==1'b0) begin
                    \{out8, out7, out6, out5, out4, out3, out2, out1\} = 8'b01000000; end
                    else if(in3==1'b1 && in2==1'b1 && in1==1'b1) begin
                    {out8,out7,out6,out5,out4,out3,out2,out1} = 8'b10000000; end
                end
            else {out8,out7,out6,out5,out4,out3,out2,out1}=8'bzzzzzzzz;
        end
endmodule
```


#### Clock:

```
1 module Clock (clk);
2 output reg clk;
3
4 initial
5 clk=0;
6
7 always
8 #50 clk = ~clk;
9
10 endmodule
```


#### **Schematic diagram using Active HDL**



#### **Schematic diagram using Proteus**



#### The design simulation





Mode	Signal name	Value	40 80 120 160 200 240
JU.	NET2702	1 to 0	
•	TEM1 Price \$10	1	
•	ITEM2	0	
•	ITEM3	0	
•	ITEM4	0	
₽-	ITEM5	0	
•	ITEM6	0	
₽-	ITEM7	0	
₽-	ITEM8	0	
₽-	ENABLE	1	
•	Y 11 = \$20	1	
•	x 11 - \$20	1	
•	RESET	0	
-9	Z	1	→ Out
-9	C1	0	Change: \$1
-9	C2	1	Change, 51
			1 Clock Tick

# THANK YOU