

# **Project 2**

Verilog Implementation of  
**SPI Interface with Single Port Synchronous RAM**

# **Digital Design & Verification Diploma**

Delivered on August 6<sup>th</sup>, 2025

**Student Name: Mahmoud Magdy** [\[LinkedIn\]](#)  
Electronics Engineering Student, Beni Suef University  
Ex-Business Developer at P-Vita & SIGMA Elevator  
Ex-Visiting Student at Southern Illinois University Edwardsville, USA [\[Read my story\]](#)

## **Table of Content:**

1.	Project Description .....	3
2.	Questa Sim Snippets .....	7
3.	Linting Results .....	8
4.	Elaboration .....	9
5.	Synthesis .....	10
a.	Sequential Encoding .....	12
b.	Gray Encoding .....	14
c.	One-hot Encoding .....	16
6.	Implementation .....	19
a.	Sequential Encoding .....	19
b.	Gray Encoding .....	21
c.	One-hot Encoding .....	24
7.	Bitstream Generation .....	26

## 1. PROJECT DESCRIPTION:

This project implements a **Serial Peripheral Interface (SPI) slave module** integrated with a **single-port asynchronous RAM**. The system is designed to receive serial data from a master device, decode commands, and interact with memory for reading and writing operations. The goal is to simulate, synthesize, and implement a complete digital communication and memory management system on an FPGA platform.




Figure 1 shows the SPI Slave Interface with Single Port Synchronous RAM

### System Overview

The design is composed of three primary components, shown in Figure 1:

#### 1. SPI Slave Module:

Handles communication with the SPI master, captures incoming serial data, and forwards it to the memory interface.

#### 2. Single-Port Async RAM Module:

A memory block that executes read and write operations based on encoded instructions in the SPI stream.

#### 3. Top-Level System Integration Module:

Connects the SPI and RAM blocks together and facilitates system-level operation.

## Module Interfaces:

### a. SPI Slave Module

<b>Signal</b>	<b>Direction</b>	<b>Width</b>	<b>Description</b>
<i>clk</i>	Input	1 bit	System clock
<i>rst_n</i>	Input	1 bit	Active-low reset
<i>SS_n</i>	Input	1 bit	Slave Select from master
<i>MOSI</i>	Input	1 bit	Serial data from master
<i>tx_data</i>	Input	8 bit	Data received from RAM
<i>tx_valid</i>	Input	1 bit	Data validity indicator
<i>MISO</i>	Output	1 bit	Serial data to master
<i>rx_data</i>	Output	10 bit	Parallel data to be sent to RAM (from MOSI)
<i>rx_valid</i>	Output	1 bit	Indicates if rx_data is valid

Table 1 SPI Slave Module I/O Ports

### b. Single-Port Sync RAM

<b>Signal</b>	<b>Direction</b>	<b>Width</b>	<b>Description</b>
<i>clk</i>	Input	1 bit	System clock
<i>rst_n</i>	Input	1 bit	Active-low reset
<i>din</i>	Input	10 bit	Command and data from SPI
<i>rx_valid</i>	Input	1 bit	Enables operation based on din[9:8]
<i>dout</i>	Output	8 bit	Data read from memory
<i>tx_valid</i>	Output	1 bit	HIGH when data on dout is valid (read operation)

Table 2 Single-Port Synchronous RAM Module I/O Ports

### c. Command Encoding via $din[9:8]$

$din[9:8]$	Operation	Description
00	Set Write Addr	Stores $din[7:0]$ as internal write address
01	Write Data	Writes $din[7:0]$ to stored write address
10	Set Read Addr	Stores $din[7:0]$ as internal read address
11	Read Data	Outputs word at stored read address via $dout$

Table 3 shows Operation executed for each  $din[9:8]$  case

### FSM Overview:

The SPI Slave operates based on a **five-state FSM** that responds to the SS\_n (Slave Select) and MISO signals. It transitions between states depending on whether data is being written to or read from the RAM and what kind of command is received from the SPI Master.




Figure 2 shows the Finite State Machine Diagram describing SPI State Transitions

## **Testbench Plan:**

### **1. Reset Behavior:**

The testbench starts with `rst_n = 0`, `MOSI = 0`, and `SS_n = 1` to simulate an idle SPI bus during reset. After 10 time units, `rst_n` is set to 1, releasing the system from reset. Although no direct self-check is included for reset, we expect internal signals like `wr_address`, `rd_address`, `dout`, and memory contents to initialize to `ZERO`. The success of all the following operations indirectly confirms that reset behavior is correct.

### **2. Write Address Command:**

To test the Write Address command, a 10-bit SPI word `00_11110001` is sent via MOSI, with `SS_n = 0` held low for the duration. Here, `din[9:8] = 00` indicates a write address operation, and `din[7:0] = 0xF1` is the target address. After all bits are shifted in, `SS_n` is raised to 1. The testbench then checks the value of `uut.ram_inst.wr_address`, which should be set to `8'hF1`. This confirms that the SPI slave properly decoded and passed the address to the RAM module.

### **3. Write Data Command:**

In this test, the value `01_01110111` is transmitted bit-by-bit through MOSI with `SS_n = 0`. The command prefix `din[9:8] = 01` represents a write operation, and `din[7:0] = 0x77` is the data to be stored. The RAM is expected to write this data at the previously stored `wr_address = 0xF1`. After transmission, `SS_n` is set to 1, and the testbench verifies that `uut.ram_inst.ram[uut.ram_inst.wr_address]` holds `8'h77`. This confirms that the write command was correctly processed and executed.

### **4. Read Address Command:**

To initiate a read, the SPI slave receives the command `10_11110001`, with `SS_n = 0` during transmission. Here, `din[9:8] = 10` signals a read address setup, and `din[7:0] = 0xF1` is the target address. After the 10-bit word is sent and `SS_n` is pulled high, the testbench checks `uut.ram_inst.rd_address`, which should now equal `8'hF1`. This verifies that the SPI interface correctly captured and routed the read address to the RAM.

### **5. Read Data Command:**

The final test transmits `11_00011011` through MOSI with `SS_n = 0`. The prefix `din[9:8] = 11` triggers a memory read, and the lower `din[7:0]` bits are ignored. The RAM module uses the previously set `rd_address = 0xF1` to fetch data and outputs it on `dout`. After `SS_n` is set to 1, the testbench checks if `uut.ram_inst.dout` is equal to `8'h77`. If so, this confirms that the full read operation—from SPI command to memory access—was completed correctly.

## 2. QUESTA SIM SNIPPETS: SUCCESS

The output waveform of the simulation in Questa Sim shows correct transitions between states as intended:  $0 \rightarrow 3 \rightarrow 4 \rightarrow 0 \rightarrow 3 \rightarrow 4 \rightarrow 0 \rightarrow 3 \rightarrow 2 \rightarrow 0 \rightarrow 3 \rightarrow 1 \rightarrow 0$ , as shown in Figures 3 - 4.

WHERE,  $0 \rightarrow \text{IDLE}$ ,  $1 \rightarrow \text{READ\_DATA}$ ,  $2 \rightarrow \text{READ\_ADD}$ ,  $3 \rightarrow \text{CHK\_MD}$ ,  $4 \rightarrow \text{WRITE}$




Figure 3 shows simulation output in Questa Sim Verifying successful State transitions and Logic Outputs

The output waveform also shows the correct Reading and Storage of the Input Write Address, followed by successful writing in RAM at the stored Address, as shown in Figures 3 - 4.

In Addition, the SPI and RAM Modules designed have successfully read and stored the Input Read Address, followed by successful Reading from the stored Address as shown in Figures 3 - 4.




Figure 4 shows the self-checking conditions outputs in the Transcript Tab

### 3. LINTING RESULTS: SUCCESS

Figures 5-6 show the generated Schematic of the SPI interface with the RAM, and the “Lint Checks” with no Errors, respectively.




Figure 5 shows the SPI interface with RAM Schematic generated by Questa Lint

Severity	Status	Check	Alias	Message	Module	Category
!	!	flop_output_in_initial		Flop output is assigned a value in the initial construct. ... spi_slave	spi_slave	Rtl Design Style
!	!	multi_driven_signal		Net has multiple drivers. Signal tx_valid, Module spi_w... spi_wrapper	spi_wrapper	Simulation
!	!	var_read_before_set		Variable is read before set. Signal counter, Module sp... spi_slave	spi_slave	Rtl Design Style
!	!	var_read_before_set		Variable is read before set. Signal wr_address, Modul... ram	ram	Rtl Design Style
!	!	var_read_before_set		Variable is read before set. Signal ram[rd_address], ... ram	ram	Rtl Design Style
!	!	var_read_before_set		Variable is read before set. Signal rd_address, Modul... ram	ram	Rtl Design Style
!	!	always_signal_assignment_l	always_signal_assignment_l	Always block has more signal assignments than the s... spi_slave	spi_slave	Rtl Design Style

Figure 6 shows the Lint Checks outputs - ZERO Errors

## 4. ELABORATION:

### System Level Schematic:




Figure 7 shows output system level schematic generated in Elaboration

### SPI Level Schematic:




Figure 8 shows the SPI Level Schematic generated in Elaboration

## RAM Level Schematic:




Figure 9 shows the RAM Level Schematic generated in Elaboration

## 5. SYNTHESIS:





Figure 10 shows the schematic generated through Synthesis

## a. Seq Encoding:




The screenshot shows the 'synth\_1\_synth\_synthesis\_report\_0 - synth\_1' window. The status bar indicates the file is 'Read-only'. The search bar is set to 'fsm'. The text area displays synthesis logs. A yellow highlight box surrounds the line 'INFO: [Synth 8-5534] Detected attribute (\* fsm\_encoding = "sequential" \*) [/home/ICer/spi\_project/spi\_slave.v:19]'.

```

/home/ICer/spi_project/spi_seq/spi_seq.runs/synth_1/spi_wrapper.vds
Read-only
fsm Next Previous Highlight Match Case Whole Words 3 Match(es) X
14 Starting synth_design
15 Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
16 INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
17 INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
18 INFO: Launching helper process for spawning children vivado processes
19 INFO: Helper process launched with PID 98392
20 -----
21 Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.793 ; gain = 155
22 -----
23 INFO: [Synth 8-6157] synthesizing module 'spi_wrapper' [/home/ICer/spi_project/spi_wrapper.v:1]
24 INFO: [Synth 8-6157] synthesizing module 'spi_slave' [/home/ICer/spi_project/spi_slave.v:1]
25 Parameter IDLE bound to: 3'b000
26 Parameter READ_DATA bound to: 3'b001
27 Parameter READ_ADD bound to: 3'b010
28 Parameter CHK_CMD bound to: 3'b011
29 Parameter WRITE bound to: 3'b100
30 INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/ICer/spi_project/spi_slave.v:19]
31 WARNING: [Synth 8-567] referenced signal 'read_transition' should be on the sensitivity list [/home/ICer/spi_project
32 INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (1#1) [/home/ICer/spi_project/spi_slave.v:1]
33 INFO: [Synth 8-6157] synthesizing module 'ram' [/home/ICer/spi_project/sync_ram.v:1]
34 INFO: [Synth 8-155] case statement is not full and has no default [/home/ICer/spi_project/sync_ram.v:18]

```

Figure 11 shows the report synthesis of Sequential Encoding highlighted in yellow



The screenshot shows the 'Utilization' tab in the Vivado interface. The table details the utilization of various resources for the 'spi\_wrapper' component and its sub-modules.

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Bonded IOB (106)	BUFGCTRL (32)
spi_wrapper	950	2133	272	136	5	1
ram_inst (ram)	845	2072	272	136	0	0
spi_inst (spi_slave)	105	61	0	0	0	0

Figure 12 shows the Utilization Report generated through Synthesis of Seq encoded SPI



The screenshot shows the 'Timing' tab in the Vivado interface. It displays the 'Design Timing Summary' table and a note indicating all user-specified timing constraints are met.

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 4.366 ns	Worst Hold Slack (WHS): 0.074 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWNS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4278	Total Number of Endpoints: 4278	Total Number of Endpoints: 2134

All user specified timing constraints are met.

Figure 13 shows the Timing Report generated through Synthesis of Seq encoded SPI




Figure 14 shows the "Messages" Tab with no Errors After Seq Encoding Synthesis

## b. Gray Encoding

```

Project Summary x Device x spi_slave.v x Schematic x synth_1_synth_synthesis_report_0+synth_1 x
/home/ICer/spi_project/spi_seq/spi_seq.runs/synth_1/spi_wrapper.vds
Q // ? | Read-only

24: INFO: [Synth 8-6157] synthesizing module 'spi_slave' [/home/ICer/spi_project/spi_slave.v:1]
25: Parameter IDLE bound to: 3'b000
26: Parameter READ_DATA bound to: 3'b001
27: Parameter READ_ADD bound to: 3'b010
28: Parameter CLK_CMD bound to: 3'b011
29: Parameter WRITE bound to: 3'b100
30: INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [/home/ICer/spi_project/spi_slave.v:19]
31: WARNING: [Synth 8-567] referenced signal 'read_transition' should be on the sensitivity list [/home/ICer/spi_project/spi_slave.v:33]
32: INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (#1) [/home/ICer/spi_project/spi_slave.v:1]
33: INFO: [Synth 8-6157] synthesizing module 'ram' [/home/ICer/spi_project/sync_ram.v:1]
34: INFO: [Synth 8-155] case statement is not full and has no default [/home/ICer/spi_project/sync_ram.v:18]
35: WARNING: [Synth 8-5708] Register wr_address_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatch
36: WARNING: [Synth 8-5708] Register ram_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatch
37: WARNING: [Synth 8-5708] Register rd_address_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatch
38: WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reason
39: Reason is one or more of the following:
40:   1: RAM is sensitive to asynchronous reset signal, this RTL style is not supported.
41: RAM "ram_reg" dissolved into registers

```

Figure 15 shows the report synthesis of Gray Encoding highlighted in yellow

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Bonded IOB (106)	BUFGCTRL (32)
spi_wrapper	952	2131	272	136	5	1
ram_inst (ram)	843	2072	272	136	0	0
spi_inst (spi_slave)	109	59	0	0	0	0

Figure 16 shows the Utilization Report generated through Synthesis of gray encoded SPI

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 4.366 ns	Worst Hold Slack (WHSL): 0.074 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWNS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4276	Total Number of Endpoints: 4276	Total Number of Endpoints: 2132

All user specified timing constraints are met.

Figure 17 shows the Timing Report generated through Synthesis of gray encoded SPI




Figure 18 shows the "Messages" Tab with no Errors After Gray Encoding Synthesis

### c. One-hot Encoding

```

Project Summary x Device x sync_ram.v x spi_slave.v x synth_1_synth_synthesis_report_0 - synth_1 x
/home/ICer/spi_project/spi_seq/spi_seq.runs/synth_1/spi_wrapper.vds
Q < > X // E ? Read-only

22
23 INFO: [Synth 8-6157] synthesizing module 'spi_wrapper' [/home/ICer/spi_project/spi_wrapper.v:1]
24 INFO: [Synth 8-6157] synthesizing module 'spi_slave' [/home/ICer/spi_project/spi_slave.v:1]
25 Parameter IDLE bound to: 3'b000
26 Parameter READ_DATA bound to: 3'b001
27 Parameter READ_ADD bound to: 3'b010
28 Parameter CHK_CMD bound to: 3'b011
29 Parameter WRITE bound to: 3'b100
30 INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "one-hot" *) [/home/ICer/spi_project/spi_slave.v:19]
31 WARNING: [Synth 8-567] referenced signal 'read_transition' should be on the sensitivity list [/home/ICer/spi_project/spi_slave.v:33]
32 INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (#1) [/home/ICer/spi_project/spi_slave.v:1]
33 INFO: [Synth 8-6157] synthesizing module 'ram' [/home/ICer/spi_project/sync_ram.v:1]
34 INFO: [Synth 8-155] case statement is not full and has no default [/home/ICer/spi_project/sync_ram.v:18]
35 WARNING: [Synth 8-5788] Register wr_address_reg in module ram is has both Set and reset with same priority. This may cause simulation
36 WARNING: [Synth 8-5788] Register ram_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatch
37 WARNING: [Synth 8-5788] Register rd_address_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatch
38 WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for
39 Reason is one or more of the following :
< >

```

Figure 20 shows the report synthesis of One-Hot Encoding highlighted in yellow

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	FB Muxes (8150)	Bonded IOB (106)	BUFGCTRL (32)
spi_wrapper	950	2133	272	136	5	1
ram_inst (ram)	845	2072	272	136	0	0
spi_inst (spi_slave)	105	61	0	0	0	0

Figure 19 shows the Utilization Report generated through Synthesis of one-hot encoded SPI

Design Timing Summary		
<b>Setup</b>	<b>Hold</b>	<b>Pulse Width</b>
Worst Negative Slack (WNS): 4.968 ns	Worst Hold Slack (WHS): 0.074 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4278	Total Number of Endpoints: 4278	Total Number of Endpoints: 2134
All user specified timing constraints are met.		

Figure 21 shows the Timing Report generated through Synthesis of one-hot encoded SPI




Figure 22 shows the "Messages" Tab with no Errors After One-Hot Encoding Synthesis

## Critical Path:




Figure 23 shows the critical path as calculated after Synthesis

## 6. IMPLEMENTATION:

### a. Gray Encoding:




Figure 24 shows the FPGA Device Snippets generated for Gray Encoded SPI

The screenshot shows the Vivado Timing Report window. The tabs at the top are: Reports, Design Runs, Power, Methodology, Timing, and Utilization. The 'Timing' tab is selected. Below the tabs, there is a section titled 'Design Timing Summary' with three sub-sections: Setup, Hold, and Pulse Width. Under Setup, it lists: Worst Negative Slack (WNS): 1.649 ns, Total Negative Slack (TNS): 0.000 ns, Number of Falling Endpoints: 0, Total Number of Endpoints: 4276. Under Hold, it lists: Worst Hold Slack (WHS): 0.058 ns, Total Hold Slack (THS): 0.000 ns, Number of Falling Endpoints: 0, Total Number of Endpoints: 4276. Under Pulse Width, it lists: Worst Pulse Width Slack (WPWS): 4.500 ns, Total Pulse Width Negative Slack (TPWS): 0.000 ns, Number of Falling Endpoints: 0, Total Number of Endpoints: 2132. A message at the bottom says 'All user specified timing constraints are met.'

Setup		Hold		Pulse Width			
Worst Negative Slack (WNS):	1.649 ns	Worst Hold Slack (WHS):	0.058 ns	Worst Pulse Width Slack (WPWS):	4.500 ns		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns		
Number of Falling Endpoints:	0	Number of Falling Endpoints:	0	Number of Falling Endpoints:	0		
Total Number of Endpoints:	4276	Total Number of Endpoints:	4276	Total Number of Endpoints:	2132		

Figure 25 shows the *Timing Report* after implementation of the gray encoded SPI

The screenshot shows the Vivado Utilization Report window. The tabs at the top are: Reports, Design Runs, Power, Methodology, Timing, and Utilization. The 'Utilization' tab is selected. Below the tabs, there is a table titled 'Hierarchy' showing resource utilization for the 'spi\_wrapper' module. The columns are: Name, Slice LUTs (20800), Slice Registers (41600), F7 Muxes (16300), F8 Muxes (8150), Slice (8150), LUT as Logic (20800), Block RAM Tile (50), Bonded IPADs (10), and BUFI0 (20). The rows show the utilization for 'spi\_wrapper', 'ram\_inst (ram)', and 'spi\_inst (spi\_slave)'.

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Slice (8150)	LUT as Logic (20800)	Block RAM Tile (50)	Bonded IPADs (10)	BUFI0 (20)
spi_wrapper	952	2131	272	136	762	952	2131	5	1
ram_inst (ram)	843	2072	272	136	737	843	0	0	0
spi_inst (spi_slave)	109	59	0	0	40	109	0	0	0

Figure 26 shows the *Utilization Report* after implementation of the gray encoded SPI

The screenshot shows the Vivado Messages window. The tabs at the top are: Reports, Design Runs, Power, Methodology, Timing, and Utilization. The 'Messages' tab is selected. The window displays a tree view of messages. Under 'Vivado Commands', there are 3 infos, including: [IP\_Flow 19-234] Refreshing IP repositories, [IP\_Flow 19-1704] No user IP repositories specified, and [IP\_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2019.1/data/ip'. Under 'Synthesis', there are 7 warnings and 55 infos, including: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti', [Device 21-403] Loading part xc7a35ticpg236-1L, [Synth 8-6157] synthesizing module 'spi\_wrapper' [spi\_wrapper.v:1], [Synth 8-5534] Detected attribute (\* fsm\_encoding = "gray" \*) [spi\_slave.v:19], [Synth 8-567] referenced signal 'read\_transition' should be on the sensitivity list [spi\_slave.v:33], [Synth 8-155] case statement is not full and has no default [sync\_ram.v:18], [Synth 8-5788] Register wr\_address\_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code [sync\_ram.v:20], [Synth 8-4767] Trying to implement RAM 'ram\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons., [Synth 8-6155] done synthesizing module 'spi\_slave' (1#1) [spi\_slave.v:1], [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/Cer/spi\_project/Constraints\_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi\_wrapper\_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in ['Undefined'] to another XDC file and exclude this new file from synthesis with the used\_in\_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Figure 27 shows the *Messages Tab* with NO Errors after implementation of the gray encoded SPI

## b. One-hot Encoding: Lowest worst Negative Slack




Figure 28 shows the FPGA Device Snippets of the one-hot encoded SPI



Figure 29 shows the Timing Report after implementation of the one-hot encoded SPI




Figure 30 shows the Utilization Report after implementation of the one-hot encoded SPI




Figure 31 shows the Power Report after implementation of the one-hot encoded SPI




Figure 32 shows the Messages Tab with NO Errors after implementation of the one-hot encoded SPI

### c. Sequential Encoding: Highest Worst Negative Slack




Figure 33 shows the FPGA Device Snippets generated for Sequential Encoded SPI

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 1.827 ns	Worst Hold Slack (WH-S): 0.125 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4276	Total Number of Endpoints: 4276	Total Number of Endpoints: 2132

All user specified timing constraints are met.

Figure 34 shows the Timing Report after implementation of the sequential encoded SPI

Utilization										
Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Slice (8150)	LUT as Logic (20800)	Block RAM Tile (50)	Bonded IPACs (10)	BUFIQ (20)	
spi_wrapper	950	2131	272	136	792	950	2131	5	1	
ram_inst (ram)	844	2072	272	136	772	844	0	0	0	
spi_inst (spi_slave)	106	59	0	0	38	106	0	0	0	

Figure 35 shows the Utilization Report after implementation of the sequential encoded SPI

Messages	
<input type="checkbox"/> ?	<input type="checkbox"/> □ <input type="checkbox"/> ×
<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> Warning (9) <input checked="" type="checkbox"/> Info (165) <input type="checkbox"/> Status (267) <input type="checkbox"/> Show All <input type="checkbox"/>	
▼  Vivado Commands (3 infos)	
▼  General Messages (3 infos)	
<i>[IP_Flow 19-234] Refreshing IP repositories</i>	
<i>[IP_Flow 19-1704] No user IP repositories specified</i>	
<i>[IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2019.1/data/ip'.</i>	
▼  Synthesis (7 warnings, 55 infos)	
<i>[Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'</i>	
<i>[Device 21-403] Loading part xc7a35ticpg236-1L</i>	
> <i>[Synth 8-6157] synthesizing module 'spi_wrapper' [spi_wrapper.vl]</i> (2 more like this)	
<i>[Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [spi_slave.v:19]</i>	
<i>[Synth 8-567] referenced signal 'read_transition' should be on the sensitivity list [spi_slave.v:33]</i>	
<i>[Synth 8-155] case statement is not full and has no default [sync_ram.v:18]</i>	
> <i>[Synth 8-5788] Register wr_address_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code [sync_ram.v:20]</i> (2 more like this)	
<i>[Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.</i>	
> <i>[Synth 8-6155] done synthesizing module 'spi_slave' (1#1) [spi_slave.vl]</i> (2 more like this)	
<i>[Project 1-236] Implementation specific constraints were found while reading constraint file [/home/Cer/spi_project/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [Xil/spi_wrapper_pimpl.xdc]. Resolution: To avoid this warning, move constraints listed in ['Undefined'] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.</i>	

Figure 36 shows the Messages Tab with NO Errors after Implementation of the sequential encoded SPI

## 7. Bitstream Generation:




Figure 38 shows successful generation of bitstream file With No Errors




Figure 37 shows successful exportation of bitstream file