EEE 3101: Digital Logic and Circuits

Multiplexer & De-Multiplexer

Course Teacher: Nafiz Ahmed Chisty

Head, Department of EEE

Associate Professor, Department of EEE & CoE

Faculty of Engineering

Room# D0105, D Building

Email: chisty@aiub.edu

Website: http://engg.aiub.edu/faculties/nafiz


Website: www.nachisty.com





Multiplexer or Mux or Data Selector

In the old days, several machines could share an I/O device with a Switch. The Switch allows one computer's output to go to the printer's input.




Multiplexer (or mux), also known as a data selector, is a device that selects between several input signals and forwards the selected input to a single output line. A multiplexer of 2ⁿ inputs has n select lines, which are used to select which input line to send to the output.

Data (2ⁿ numbers)

Select (n numbers)

- This is a 2-to-1 multiplexer or mux.
- The multiplexer routes one of its data inputs (D0 or D1) to the output Q, based on the value of S:
 - If S=0, then D0 is the output (Q=D0).
 - If S=1, then D1 is the output (Q=D1).










Block diagram, Truth table and Circuit

Block Diagram:



S


0

Q

D0

D1

Truth table:



Q = S' D0 + S D1

When S=0

$$Q = 0' D0 + 0 D1$$

$$Q = 1 D0 + 0$$

$$Q = D0$$


When S=1

$$Q = 1' D0 + 1 D1$$

$$Q = 0 D0 + 1 D1$$

$$Q = D1$$

Circuit Diagram:




$$Q = S' DO + S D1$$






4x1 Multiplexer

Block Diagram:



Circuit Diagram:



Truth table:

Select	Output (selected input)			
S ₁	S_0	Q		
0	0	D_0		
0	1	D_1		
1	0	D_2		
1	1 1			


Q = S1'S0'D0 + S1'S0 D1 + S1 S0'D2 + S1 S0 D3








Timing Diagram




Select	Output (selected input)	
S_1	S_0	Q
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3











- Many devices have an additional enable input, which "activates" or "deactivates" the device.
- We could design a 2-to-1 multiplexer with an enable input that's used as follows.
 - EN=0 disables the multiplexer, which forces the output to be 0. (It does not turn off the multiplexer.)
 - EN=1 enables the multiplexer, and it works as specified earlier.
- Enable inputs are especially useful in combining smaller muxes together to make larger ones, as we'll see later today.



EN	S	D1	D0	Q
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1		0	0
0	1	0	1	0
0	1	1	0	0
0 0 0 0 0	1	1	1	0 0 0 0 0 0
1	0	0	0	
1	0	0	1	1
	0	1	0	0
1 1 1	0	1	1	1
1	1	0	0	0
1	1	0	1	0 1 0 1 0 0
1	1	1	0	1
1	1	1	1	1







- Notice that when EN=0, then Q is always 0, regardless of what S, D1 and D0 are set to.
- We can shorten the truth table by including Xs in the input variable columns, as shown on the bottom right.
- Also, when EN=1 notice that if S=0 then Q=D0, but if S=1 then Q=D1.
- Another way to abbreviate a truth table is to list input variables in the output columns, as shown on the right.

EN	S	D1	D0	Q
0	0	0	0	0
0	0	0	1	
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0 0 0 0 0 0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0 1 0 0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

EN	S	D1	D0	Q
0	X	X	X	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

EN	S	Q
0	X	0
1	0	DO
1	1	D1







Implementation of Higher-order Multiplexers using lower-order Multiplexers

8x1 Mux using ONLY 4x1 Mux

Sel	ect In	put	Output (selecte d input)							
S_2	S_1	S ₀	Q							
	0	0	D_0							
	0	1	$D_\mathtt{1}$							
	1	0	D_2							1
	1	1	D ₃					D ₇	3	
	0	0	D ₄						4X1 Y	
	0	1	D ₅			1		_	0	
	1	0	D_6	D ₇				D ₄ —	$S_1 S_0$	
	1	1	D_7	_	8X1				S_1 S_0	
				D ₀	OVI	Y	\Rightarrow	D ₃ —	3 4X1	

 S_2 S_1 S_0

Select	Input	(selected input)
S_1	S_0	Q
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3
	3 4X1 0 S ₁ S ₀ S ₂	








Implementing functions with multiplexers

- Muxes can be used to implement arbitrary functions.
- One way to implement a function of *n* variables is to use an 2ⁿ-to-1 mux:
- For example, let's look at $f(x,y,z) = \Sigma(1,2,6,7)$.

×	У	Z	f	
0	0	0	0 -	D0
0	0	1	1 -	→ D1
0	1	0	1 -	→ D2
0	1	1	0 -	D 3
1	0	0	0 -	→ D4
1	0	1	0 -	→ D5
1	1	0	1	D 6
1	1	1	1 -	→ D7

Sel	ect In	Output (selecte d input)	
S ₂	S_1	S_0	Q
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2
0	1	1	D_3
1	0	0	D_4
1	0	1	D_5
1	1	0	D_6
1	1	1	D ₇









MULTIPLEXER

Boolean Function Implementation (advanced)

Question: Implement the following function with only one 4-to-1 multiplexer:

$$F(A,B,C)=\Sigma(1,3,5,6)$$

For **3 variables**, it takes:

- a) One 8-to-1 Mux, or
- Three 4-to-1 Mux

Only ONE 4-to-1 ..???






Procedure:

- Implement the truth table, Write the SOP expression in the decimal format,
 F(A,B,C)= Σ (1, 3, 5, 6)
- If the Boolean function has n+1 Variables, then connect n of these variables to the select lines of a MUX maintain the order.
- Based on the select lines, find the total number of input lines for the MUX. The remaining variable will be used for the inputs of the MUX.

Minterms	Α	В	С	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

$F(A,B,C)=\Sigma(1,3,5,6)$







- Consider now the single variable A. It can either be 0 or 1.
- From the truth table, find the minterms for which **A** is **0**. The minterms are 0, 1, 2 & 3.
- From the truth table, find the minterms for which **A** is **1**. The minterms are 4, 5, 6 & 7.

N	/linterms	A	В	С	F
	0	0	0	0	0
	1	0	0	1	1
	2	0	1	0	0
	3	0	1	1	1
	4	1	0	0	0
	5	1	0	1	1
	6	1	1	0	1
	7	1	1	1	0

	l _o	l ₁	l ₂	l ₃
A'	0	1	2	3
Α	4	5	6	7

- List the inputs of the MUX and under them list all the minterms in two rows.
- The first row lists all those minterms where **A** is **0**, and the second row all the minterms with **A** is **1**.





Circle all the minterms of the function and inspect each column separately.


$$F(A,B,C) = \Sigma (1, 3, 5, 6)$$

	I _o	l ₁	l ₂	l ₃
A'	0	1	2	3
Α	4	5	6	7
	0	1	Α	A'

- If the two minterms in a column are not circled, apply 0 to the corresponding MUX input.
- If the two minterms are circled, apply 1 to the corresponding MUX input.
- If the bottom minterm is circled and the top is not circled, apply A (for this example) to the corresponding MUX input.
- If the top minterm is circled and the bottom is not circled, apply A' (for this example) to the corresponding MUX input.








Minterms	A	В	С	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

		l ₁	l ₂	l ₃
A'	0	1	2	3
Α	4	5	6	7
	0			











Implement the following function with only one 8-to-1 multiplexer:

 $F(A,B,C,D) = \Sigma (0, 1, 3, 4, 8, 9, 15)$












Implement the following function using 4x1 MUX: $F(A,B,C) = \Sigma(2,3,4,6)$

Minterms	A	В	С	F
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	0

	I _o	l ₁	l ₂	l ₃
A'	0	1	2	3
Α	4	5	6	7
	Α	0	1	A'








$$F(A,B,C)=\Sigma(2,3,4,6)$$

Α	В	С	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0
	0 0 0 0 1 1	0 0 0 0 0 0 1 0 1 0 1 1 1	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0

	I _o	l ₁	l ₂	l ₃	В	0	
B'	0	1	4	5	R	1	
В	(2)	(3)	<u>(6)</u>	7	1	₂ 4X1	Y
	В	В	1	0	0	3	
						Λ C	








$F(A,B,C,D) = \Sigma (0,2,3,6,7,9,12,13,15)$


	l _o	l ₁	l ₂	l ₃	I ₄	I ₅	I ₆	I ₇
A'	0	1	2	3	4	5	6	7
Α	8	9	10	11	4 12	13	14	(15)
					Α			


Example: AND gate

A	В	F
0	0	0
0	1	0
1	0	0
1	1	1

$$F(A,B) = AB$$















$$F(A,B,C) = AB+BC$$

Minterm	Α	В	С	F
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1





 D_0

 D_1 D_2

 D_3

Data output

lines






Demultiplexers

1-line-to 4-line demux

A demultiplexer (DEMUX) basically reverses the multiplexing function. It takes digital information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. As you will learn, decoders can also be used as demultiplexers.











Timing Diagram



DATA-SELEC	T INPUTS	
S ₁	So	OUTPUT SELECTED
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

Data in									ı
	S_0								
	S_1								ı
		l I		l I			 		
D_0		1				0	 		
D_1		l I	I				0		
D_2				0				1	
D_3					1				1









Reference:

- [1] Thomas L. Floyd, "Digital Fundamentals" 11th edition, Prentice Hall.
- [2] M. Morris Mano, "Digital Logic & Computer Design" Prentice Hall.
- [3] Mixed contents from Vahid And Howard.

