DIGITAL LOGIC AND CIRCUITS

OBE Assignment [30 marks]

Fall Semester 2021-22

CO3	Formulate solutions of a complex engineering problem with conflicting requirements by applying information, concepts and procedures in engineering fundamentals of digital logic and circuits at gate and transistor level.	P.a.3.C3
-----	---	----------

Recently you have been registered for COVID-19 vaccination. In the vaccination center, only 4 people are allowed in a queue with maintaining three feet distance in front of a small room. If more than 2 people enter the room at the same time an alarm goes off. Each awaiting applicant has one digital token with sensor to detect their presence in the room.

Your task is to:

- i. Outline the necessary steps in correct sequence of the standard procedure to design a digital system and design the system. Also show the outlined steps, which will trigger the alarm and implement the system with CMOS logic.
- ii. The human audible ranges from 20Hz 20kHz. However, any sound below 250Hz is considered to be disturbingly low pitched and any sound above 4500Hz is considered to be disturbingly high pitched. Design the alarm timer circuit with a frequency of P5 Hz and a duty cycle of Q% [where P= A+B+C+D+E and Q = 100 P]. However, if P5 Hz is not within soothing hearing limits, take frequency, f =400Hz. Choose the capacitor value from the given list based on the suitability of your requirements. (C = 50uF/250uF/470uF)
- **iii.** What the advantages and disadvantages of the developed system for different stakeholders.

Direction: The numbers **ABCDE** are the middle five digits of your ID (SS-ABCDE-S) (In case the last two letters of your ID is 00, use 36 instead.)


Please check the last page for Deadlines and submission instructions



American International University-Bangladesh (AIUB) Faculty of Engineering

MARKING RUBRIC:

СР	Assessment	Evaluation Criteria						
	Criteria	Poor	Average	Good	Excellent	Marks		
	CITICITA	[1-2]	[3-4]	[5-6]	[7-7.5]			
K3, P1	Outline of the standard procedure of digital system design	More than three steps are incorrect or missing and not in correct sequence	One or Two steps of the standard procedure is missing with a one or two steps not in sequence.	All the steps of the procedure have been identified with one or two steps not in correct sequence	All the steps of the procedure have been identified and in correct sequence			
	Digital Triggering Circuit Design.	Design flow has major errors and transistor level design has major flaws.	Design Flow has major error with error carried forward to transistor level design	Design Flow has minor error with error carried forward to transistor level design	Accurate Design Flow with transistor level design having no or minor errors			
P2, P6	Alarm/ Buzzer Design	Alarm design has major flaws which does not comply with the conflicting requirements with major calculation errors.	Alarm design has major flaws which does not comply with the conflicting requirements but with minor calculation errors.	Alarm design is correct and complies to the conflicting requirements but, with major calculation errors.	The alarm design is correct and comply to the requirements with no or minor calculation errors.			
	Advantages and disadvantages	More than four are incorrect or missing	Three or four are incorrect or missing	Less than three are incorrect or missing	All are correct			
Total Marks Obtained								



Deadlines and submission instructions

Submission Deadline*:

Please submit the assignment in your VUES account in the Result Section under this course within December 02, 2021. No document will be accepted after the mentioned time.

Instructions*:

Please follow the following steps very carefully.

- 1) Do NOT Copy each other's work.
- 2) Computer composed answer will NOT be accepted.
- 3) Write all the answers in paper. Please write your name, ID and section on ALL pages.
- 4) Scan or take camera snapshot of each page.
- 5) Convert all pages in **one PDF**. Please maintain **sequence**. **File size MUST be Less than 2MB** (You may decrease pdf size from this link: https://goo.gl/LJZ1JM)
- 6) Rename the file with your AIUB ID number. (Example: 20-34567-1)
- 7) Upload the assignment in your VUES account in the Result Section under this course within the deadline.

Please don't hesitate to contact me for any clarification.

Thanking you.

With regards,

Nafiz Ahmed Chisty

Associate Professor and Head In-Charge (UG), Department of EEE, Faculty of Engineering,

American International University - Bangladesh (AIUB)

Email: chisty@aiub.edu

^{*} The faculty reserves the right to amend, add or delete any of the contents.