```
`timescale 1ns/1ps
module FIFO EX (
input clk,
input Reset,
input [7:0] Data IN,
input R,
input W,
output reg [7:0] Data OUT,
output Empty,
output Full
);
    reg [7:0] wr_pointer;
    reg [7:0] rd pointer;
    reg [8:0] Status;
    wire [7:0] RAM ;
    assign Full = (Status == 256);
    assign Empty = (Status == 0);
    always @ (posedge clk)
      if (Reset) begin
         wr pointer <= 0;
         rd pointer <= 0;
         Data OUT <= 0;
         Status <= 0;
      end
      else if (W)
         wr pointer <= wr pointer + 1;</pre>
      else if (R) begin
         rd pointer <= rd pointer + 1;</pre>
         Data_OUT <= RAM;</pre>
      end
      else begin
         wr pointer <= wr pointer;
         rd pointer <= rd pointer;</pre>
         Data OUT <= Data OUT;</pre>
         Status <= Status;</pre>
    always @ (posedge clk)
      if (R && !W && (Status != 0))
         Status <= Status - 1;
      else if (W && !R && (Status != 256))
         Status <= Status + 1;
         Status <= Status;
Endmodule
```

.....

Offset in: $t1 + ts + t_{clk}$

Offset out: $td + t4 + t_{clk}$

Min clock period = $td + max(t2, t3) + ts + t_{clk}$