## Verification Report AHB-Lite Protocol


## Introduction to the Device-Under-Test (DUT)

AMBA AHB-Lite addresses the requirements of high-performance synthesizable designs. It is a bus interface that supports a single bus master and provides high-bandwidth operation. AHB-Lite implements the features required for high-performance, high clock frequency systems including:

- burst transfers
- · Single-clock edge operation
- Non-tristate implementation
- Wide data bus configurations, 64, 128, 256, 512, and 1024 bits.

The most common AHB-Lite slaves are internal memory devices, external memory interfaces, and high bandwidth peripherals. Although low-bandwidth peripherals can be included as AHB-Lite slaves, for system performance reasons they typically reside on the AMBA Advanced Peripheral Bus (APB). Bridging between this higher level of bus and APB is done using an AHB-Lite slave, known as an APB bridge.

The figure shown below describes a single master AHB-Lite system design with one AHB-Lite master and three AHB-Lite slaves. The bus interconnect logic consists of one address decoder and a slave-to-master multiplexor. The decoder monitors the address from the master so that the appropriate slave is selected and the multiplexor routes the corresponding slave output data back to the master.



## Verification Plan

| No. | Feature  | Test Description                      | Ref.                         | Туре | Result  | Comments  |
|-----|--|---------------------------------------|------------------------------|------|---|---|
| 1.  | Enable the value of  | HWRITE controls the direction of data | IHI0033.pdf/Sec3.1<br>/pg3-2 | Т    | HWRITE is HIGH, it indicates a<br>write transfer and the master | The simplest transfer is one with no wait states, so the transfer |
|     | HWRITE   | transfer to or from                   | / pg5-2                      |      | broadcasts data on  | consists of one address   |
|     | THE STATE OF THE S | the master                            |                              |      | the write data bus, HWDATA[31:0]                                | cycle and one data cycle  |
| 2.  | Disable the  | HWRITE controls the                   | IHI0033.pdf/Sec3.1           | Т    | <b>HWRITE</b> is LOW, a read transfer is                        | The simplest transfer is one with                                 |
|     | value of   | direction of data                     | /pg3-2                       |      | performed and the slave must                                    | no wait states, so the transfer                                   |
|     | HWRITE   | transfer to or from                   | 710                          |      | generate the data on the read data                              | consists of one address   |
|     |  | the master                            |                              |      | bus, <b>HRDATA [31:0]</b> .                                     | cycle and one data cycle  |
| 3.  | Enable   | If the master requires                | IHI0033.pdf/Sec3.3           | Т    | This signal indicates to any slave                              | Typically the locked transfer is                                  |
|     | HMASTLOCK  | locked accesses then                  | /pg3-7                       |      | that the current transfer sequence is                           | used to maintain the integrity of a                               |
|     | signal   | it must assert the                    |                              |      | indivisible   | semaphore, by   |
|     |  | HMASTLOCK                             |                              |      | and must therefore be processed                                 | ensuring that the slave does not                                  |
|     |  | signal                                |                              |      | before any other transactions are                               | perform other operations between                                  |
|     |  |                                       |                              |      | processed   | the read and write  |
|     |  |                                       |                              |      |   | phases of a microprocessor SWP                                    |
|     |  |                                       |                              |      |   | instruction   |
| 4.  | Bus  | After a burst has                     | IHI0033.pdf/Sec3.5           |      | During an undefined length burst,                               | The protocol does not permit a                                    |
|     | termination  | started, the master                   | .1/pg3-10                    |      | INCR, the master might insert BUSY                              | master to end a burst with a BUSY                                 |
|     | after a BUSY   | uses BUSY transfers if                |                              |      | transfers and then decide that no                               | transfer for fixed length bursts of                               |
|     | transfer for   | it requires more time                 |                              |      | more data transfers are required.                               | type incrementing or wrapping                                     |
|     | an undefined   | before continuing                     |                              |      | Under these circumstances, it is                                |   |
|     | length   | with the next                         |                              |      | acceptable for the master to then                               |   |
|     |  | transfer in the burst.                |                              |      | perform a NONSEQ or IDLE transfer                               |   |
|     |  |                                       |                              |      | that then effectively terminates the                            |   |
|     | _  | A.C. 1                                |                              |      | undefined length burst  |   |
| 5.  | Bus  | After a burst has                     | IHI0033.pdf/Sec3.5           | Т    | The fixed length burst types must                               | The master is not permitted to                                    |
|     | termination  | started, the master                   | .1/pg3-10                    |      | terminate with a SEQ transfer                                   | perform a BUSY transfer   |
|     | after a BUSY   | uses BUSY transfers if                |                              |      |   | immediately after a SINGLE burst.                                 |

|    | transfer for a<br>SINGLE<br>length   | it requires more time<br>before continuing<br>with the next   |                                 |   |   | SINGLE bursts must be followed by an IDLE transfer or a NONSEQ transfer.   |
|----|--|---|---------------------------------|---|---|--|
| 6. | Change in<br>transfer type<br>during <b>IDLE</b><br>Transfer                               | transfer in the burst.  Slaves use HREADY to insert wait states if they require more time to provide or sample the data. During a waited transfer, the master is restricted to what changes it can make to the transfer type and address. During a waited transfer, the master is permitted | IHI0033.pdf/Sec3.6<br>.1/pg3-16 | T | When the <b>HTRANS</b> transfer type changes to NONSEQ the master must keep <b>HTRANS</b> constant, until <b>HREADY</b> is HIGH | -  |
|    |  | to change the<br>transfer type from<br>IDLE to NONSEQ   |                                 |   |   |  |
| 7. | Change in<br>transfer type<br>during <b>BUSY</b><br>Transfer,<br>Fixed Length<br>Burst     | During a waited transfer for a fixed length burst, the master is permitted to change the transfer type from BUSY to SEQ   | IHI0033.pdf/Sec3.6<br>.1/pg3-17 | Т | When the <b>HTRANS</b> transfer type changes to SEQ the master must keep <b>HTRANS</b> constant, until <b>HREADY</b> is HIGH    | Because <b>BUSY</b> transfers must only be inserted between successive beats of a burst, this does not apply to <b>SINGLE</b> bursts |
| 8. | Change in<br>transfer type<br>during <b>BUSY</b><br>Transfer,<br>Undefined<br>Length Burst | During a waited transfer for an undefined length burst, INCR, the master is permitted to change from BUSY   | IHI0033.pdf/Sec3.6<br>.1/pg3-18 | Т | The burst continues if a SEQ transfer is performed but terminates if an IDLE or NONSEQ transfer is performed                    | -  |

|     |                    | to any other transfer    |                    |   |  |   |
|-----|--------------------|--------------------------|--------------------|---|--|---|
|     |                    | type, when <b>HREADY</b> |                    |   |  |   |
|     |                    | is LOW                   |                    |   |  |   |
| 9.  | Change in          | When the slave is        | IHI0033.pdf/Sec3.6 | Т | When the <b>HTRANS</b> transfer type     | - |
|     | address            | requesting wait          | .2/pg3-19          |   | changes to NONSEQ the master             |   |
|     | during <b>IDLE</b> | states, the master       |                    |   | must keep the address constant,          |   |
|     | Transfer           | can only change the      |                    |   | until <b>HREADY</b> is HIGH              |   |
|     |                    | address once except      |                    |   |  |   |
|     |                    | in case of an IDLE       |                    |   |  |   |
|     |                    | Transfer. During a       |                    |   |  |   |
|     |                    | waited transfer, the     |                    |   |  |   |
|     |                    | master is permitted      |                    |   |  |   |
|     |                    | to change the            |                    |   |  |   |
|     |                    | address for IDLE         |                    |   |  |   |
|     |                    | transfers                |                    |   |  |   |
| 10. | Change in          | When the slave is        | IHI0033.pdf/Sec3.6 | Т | During a waited transfer, if the slave   | - |
|     | address after      | requesting wait          | .2/pg3-20          |   | responds with an <b>ERROR</b> response   |   |
|     | an <b>ERROR</b>    | states, the master       |                    |   | then the master is permitted to          |   |
|     | response           | can only change the      |                    |   | change the address when <b>HREADY</b> is |   |
|     |                    | address once except      |                    |   | LOW                                      |   |
|     |                    | after an <b>ERROR</b>    |                    |   |  |   |
|     |                    | response                 |                    |   |  |   |
| 11. | Transfer           | After a master has       | IHI0033.pdf/Sec5.1 | Т | A successful completed transfer is       | - |
|     | done               | started a transfer,      | .1/pg5-3           |   | signalled when <b>HREADY</b> is HIGH and |   |
|     |                    | the slave controls       |                    |   | HRESP is OKAY (0)                        |   |
|     |                    | how the transfer         |                    |   |  |   |
|     |                    | progresses. A master     |                    |   |  |   |
|     |                    | cannot cancel a          |                    |   |  |   |
|     |                    | transfer after it has    |                    |   |  |   |
|     |                    | commenced. A slave       |                    |   |  |   |
|     |                    | must provide a           |                    |   |  |   |
|     |                    | response that            |                    |   |  |   |
|     |                    | indicates the status     |                    |   |  |   |

|     |                     | of the transfer when it is accessed. The transfer status is provided by the HRESP signal   |                                |   |   |   |
|-----|---------------------|--|--------------------------------|---|---|---|
| 12. | Transfer<br>pending | A slave uses HREADY to insert the appropriate number of wait states into the data phase of the transfer.   | IHI0033.pdf/Sec5.1<br>.2/pg5-3 | Т | In pending transfer, <b>HREADY</b> is LOW and <b>HRESP</b> is OKAY (0). A transfer then completes with <b>HREADY</b> HIGH and an OKAY response                                  | -   |
| 13. | ERROR<br>response   | A slave uses the  ERROR response to indicate some form of error condition with the associated transfer. Usually this denotes a protection error such as an attempt to write to a read-only memory location | IHI0033.pdf/Sec5.1<br>.3/pg5-3 | Т | The slave will give an ERROR response in the first cycle with HREADY LOW and HRESP ERROR (1). In the next cycle, HREADY is driven HIGH and HRESP remains HIGH to indicate error | The two-cycle response is required because of the pipelined nature of the bus. By the time a slave starts to issue an ERROR response then the address for the following transfer has already been broadcast onto the bus. The two-cycle response provides sufficient time for the master to cancel this next access and drive HTRANS[1:0] to IDLE before the start of the next transfer |

## **Explanation of Different Fields**

**No.** The serial number of the test.

**Feature** The feature which the current test is verifying in full or partially. The feature is usually on the abstraction level of a user.

**Test Description** A detailed description of the test case being performed. You can be as verbose as you want.

**Ref.** Reference to the section in the related standard document. The section number as well as page numbers should be described here.

**Type** Type of the test. Whether the test is an assertion (A) or a transaction (T) type. **Result** Pass (P) or Fail (F).

**Comments** Any other comments about the test or its results that you want to mention.