
PTERODACTYL v4 carrier — DRAFT generated from tools/generate_v4_schematic.py. Connections by label; see docs/POWER_ARCHITECTURE.md.


Battery -> J1 -> F1 -> Q1 (reverse protection) -> J2 panel switch -> VBAT_SW -> U2 5 V buck-boost -> +5V -> Teensy VIN.


U2 and U5 have no footprint yet: U2 pinout and U5 (#5440) geometry must be verified first (M01).


Teensy: cut the VUSB/VIN pads before applying external power (PJRC). +3V3 is the Teensy 3.3 V output (250 mA external max).


I2C at 100 kHz for bring-up (see PLACEMENT_AND_INTERFERENCE.md). No GPIO may exceed 3.3 V.

































Generated by tools/generate_v4_schematic.py — not fabrication-approved

Sheet: /
File: PTERODACTYL_v4.kicad_sch

Title: PTERODACTYL v4 carrier — DRAFT

Size: A3	Date: 2026-10-19	Rev: 4.0-draft
KiCad E.D.A. 10.0.7		Id: 1/1