Synthesis Report

Wed Apr 15 23:09:50 2020

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Parameter xsthdpdir set to xst Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Reading design: KSA16.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
8) Design Summary
        8.1) Primitive and Black Box Usage
8.2) Device utilization summary
         8.3) Partition Resource Summary
        8.4) Timing Report
8.4.1) Clock Information
               8.4.2) Asynchronous Control Signals Information 8.4.3) Timing Summary
               8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                            Synthesis Options Summary
---- Source Parameters
Input File Name
                                             : "KSA16.prj"
Input File Name : "KSA16"

Target Parameters

Output File Name : "KSA16"
Output File Name
Output Format
Target Device
                                            : NGC
                                          : xc7a100t-3-csg324
---- Source Options
Top Module Name
                                          : KSA16
: YES
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
                                            : Auto
Safe Implementation
FSM Style
RAM Extraction
                                            : LUT
RAM Style
                                            : Auto
ROM Extraction
                                         : YES
: Auto
Shift Register Extraction
ROM Style
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                            : NO
Use DSP Block
Automatic Register Balancing
 ---- Target Options
LUT Combining
                                            : Auto
Reduce Control Sets
Add 10 Buffers
Global Maximum Fanout
Add Generic Cl- '
                                            : YES
Add Generic Clock Buffer(BUFG)
Register Duplication
                                             : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Aut
                                             : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
                                         : Auto
: Auto
: YES
Equivalent register Removal
---- General Options
Optimization Goal
Optimization Effort
Power Reduction
                                          : NO
: No
: As_Optimized
: Yes
: AllClockNets
: YES
: NO
: NO
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
Read Cores
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
                                             : Maintain
Slice Utilization Ratio
BRAM Utilization Ratio
                                         : 100
: NO
DSP48 Utilization Ratio
Auto BRAM Packing
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
_____
                                 HDL Parsing
Analyzing Verilog file "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" into library work Parsing module .
Parsing module .
```

Synthesis Report Page 2 of 3

```
Parsing module .
Parsing module .
Parsing module .
Elaborating module .
Elaborating module .
Elaborating module .
Elaborating module .

WARNING: HDLCompiler: 1127 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" Line 65: Assignment to A5 ignored, since the identifier i
Elaborating module .
                                                        HDL Synthesis
Synthesizing Unit .
Related source file is "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v".

INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected or connected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected or connec
INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 60: Output port of the instance > is unconnected or connected INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v" line 65: Output port of the instance is unconnected or connected to
        Summary:
no macro. Unit synthesized.
Synthesizing Unit
        Related source file is "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v".
        Summary:
Unit synthesized.
Synthesizing Unit
        Related source file is "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v".
        Summary:
                no macro.
Unit synthesized.
Synthesizing Unit
        Related source file is "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v".
        Summary:
no macro.
Unit synthesized.
Synthesizing Unit
        Related source file is "C:/Users/ALI/Desktop/New folder (2)/KoggeStoneAdder.v".
        Summary:
Unit synthesized.
HDL Synthesis Report
Macro Statistics
  1-bit xor2
 _____
                                                 Advanced HDL Synthesis
_____
Advanced HDL Synthesis Report
Macro Statistics
  1-bit xor2
_____
                                                      Low Level Synthesis
Optimizing unit ...
Mapping all equations...
Found area constraint ratio of 100 (+ 5) on block KSA16, actual ratio is 0.
Final Macro Processing ...
Found no macro
 _____
                                                          Partition Report
Partition Implementation Status
    No Partitions were found in this design.
                                                             Design Summary
Top Level Output File Name
                                                                        : KSA16.ngc
Primitive and Black Box Usage:
              LUT2
                                                                          : 6
              LUT3
                                                                          : 17
              т.пт4
               LUT5
               LUT6
 # IO Buffers
                                                                           : 49
              IBUF
              OBUF
 Device utilization summary:
Selected Device: 7a100tcsq324-3
Slice Logic Utilization:
  Number of Slice LUTs:
                                                                                       54 out of 63400
                                                                                                                                      0%
```

Synthesis Report Page 3 of 3

```
Number used as Logic:
                                                   54 out of 63400
Slice Logic Distribution:
 Number of LUT Flip Flop pairs used:
                                                   54
   Number with an unused Flip Flop:
Number with an unused LUT:
Number of fully used LUT-FF pairs:
Number of unique control sets:
                                                   54 out of
                                                                            100%
                                                    0 out of
                                                                      54
                                                                               0%
IO Utilization:
 Number of IOs:
 Number of bonded IOBs:
                                                   49 out of
                                                                   210
                                                                             23%
Specific Feature Utilization:
Partition Resource Summary:
  No Partitions were found in this design.
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
       FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
       GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
    Minimum period: No path found
   Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found
   Maximum combinational path delay: 3.651ns
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default path analysis
Total number of paths / destination ports: 304 / 17
                          3.651ns (Levels of Logic = 9)
                         a<1> (PAD)
cout (PAD)
  Source:
  Destination:
  Data Path: a<1> to cout
                                       Gate
                                                   Net
            in->out fanout Delay
     Cell:in->out
                                                 Delay Logical Name (Net Name)
                      5 0.001
                                                 0.575 a_1_IBUF (a_1_IBUF)
0.379 bc1<3>/G_SW0 (N8)
0.383 bc1<3>/G (g3<3>)
      IBUF:I->O
      LUT4:I0->0
                                      0.097
                               2 0.097
2 0.097
2 0.097
      LUT5:13->0
                                                         bc2<7>/G1 (bc2<7>/G)
      LUT6:I4->0
                                                 0.299
                                               0.379 bc2<br/>
0.379 bc2<br/>
7/5/2 (g4<br/>
0.295 bc3<br/>
15/G3 (bc3<br/>
15/G2)<br/>
0.379 bc3<br/>
15/G4<br/>
0.279 bc3<br/>
15/G4 (g5)
                                1 0.097
1 0.097
      LUT5: I4->0
                               1 0.097
1 0.097
      LUT5:I4->0
LUT5:I3->0
      OBUF:I->O
                                      0.000
                                                         cout_OBUF (cout)
                                   3.651ns (0.680ns logic, 2.971ns route)
(18.6% logic, 81.4% route)
Cross Clock Domains Report:
Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.75 secs
Total memory usage is 4625492 kilobytes
Number of infos : 8 ( 0 filtered)
Number of infos : 8 ( 0 filtered)
```