Synthesis Report

Wed Apr 15 23:14:42 2020

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
  -> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs Total CPU time to Xst completion: 0.09 secs
 --> Reading design: CLA16.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
        4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
         8.1) Primitive and Black Box Usage
        8.2) Device utilization summary 8.3) Partition Resource Summary
        8.4) Timing Report
8.4.1) Clock Information
8.4.2) Asynchronous Control Signals Information
              8.4.3) Timing Summary
8.4.4) Timing Details
              8.4.5) Cross Clock Domains Report
* Synthesis Options Summary
----- Source Parameters
                                                         -----
--- Source Falameters
Input File Name : "CLAIO.,
Ignore Synthesis Constraint File : NO
--- Target Parameters
. mile Name : "CLAI6"
                                          : "CLA16.prj"
Output Format
Target Device
                                       : NGC
: xc7a100t-3-csg324
---- Source Options
                                : CLA16
: YES
: a
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
Safe Implementation
                                        : Auto
: No
                                        : LUT
: Yes
: Auto
FSM Style
RAM Extraction
RAM Style
ROM Extraction
Shift Register Extraction
ROM Style
Resource Sharing
                                         : YES
Asynchronous To Synchronous
Shift Register Minimum Size
Use DSP Block
                                        : 2
                                         : Auto
Automatic Register Balancing
                                        : No
Automatic negro-
---- Target Options
LUT Combining
add IO Buffers
Global Maximum Fanout
Add Generic Clock Purs
                                        : YES
: 100000
Add Generic Clock Buffer (BUFG) : 32
Register Duplication
Optimize Instantiated Primitives : NO
Use Clock Enable
                                         : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES
---- General Options
Optimization Goal
                                         : Speed
                                        : 1
: NO
: No
Optimization Effort
Power Reduction
Keep Hierarchy
Netlist Hierarchy
                                        : As_Optimized 
: Yes
RTL Output
                                        : res
: AllClockNets
: YES
: NO
: NO
Global Optimization
Read Cores
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
                                         : Maintain
: NO
: 5
Auto BRAM Packing
AUTO BRAM PACKING : NO
Slice Utilization Ratio Delta : 5
_____
                               HDL Parsing
Analyzing Verilog file "C:/Users/ALI/Desktop/CLA (2).v" into library work
```

Synthesis Report Page 2 of 3

```
Parsing module .
Parsing module .
Parsing module .
Parsing module .
                          HDL Elaboration
Elaborating module \boldsymbol{\cdot}
Elaborating module
Elaborating module
WARNING: HDLCompiler: 1127 - "C:/Users/ALI/Desktop/CLA (2).v" Line 25: Assignment to Cout ignored, since the identifier is never used
Elaborating module .
WARNING: HDLCompiler: 1127 - "C:/Users/ALI/Desktop/CLA (2).v" Line 54: Assignment to P ignored, since the identifier is never used
                         HDL Synthesis
Synthesizing Unit .
   Related source file is "C:/Users/ALI/Desktop/CLA (2).v".
   Summary:
      no macro.
Unit synthesized.
Synthesizing Unit
   Related source file is "C:/Users/ALI/Desktop/CLA (2).v".
      no macro.
Unit synthesized.
Synthesizing Unit .
Synthesizing onit.

Related source file is "C:/Users/ALI/Desktop/CLA (2).v".

INFO:Xst:3210 - "C:/Users/ALI/Desktop/CLA (2).v" line 25: Output port of the instance is unconnected or connected to loadless signal.
   Summary:
       no macro.
Unit synthesized.
Synthesizing Unit
   Related source file is "C:/Users/ALI/Desktop/CLA (2).v".
   Summary:
Unit synthesized.
HDL Synthesis Report
Macro Statistics
# Xors
1-bit xor2
______
                     Advanced HDL Synthesis
_____
_____
Advanced HDL Synthesis Report
Macro Statistics
# Xors
_____
                        Low Level Synthesis
______
Optimizing unit \dots
Mapping all equations...

Building and optimizing final netlist ...

Found area constraint ratio of 100 (+ 5) on block CLA16, actual ratio is 0.
Final Macro Processing ...
Final Register Report
Found no macro
______
                        Partition Report
Partition Implementation Status
 No Partitions were found in this design.
                         Design Summary
Top Level Output File Name
                               : CLA16.ngc
Primitive and Black Box Usage:
# BELS
                                : 42
      LUT4
                                 : 6
                                : 23
      LUT5
                                : 52
# IO Buffers
      IBUF
      OBUF
Device utilization summary:
Selected Device : 7a100tcsg324-3
Slice Logic Utilization:
Number of Slice LUTs:
                                      42 out of 63400
42 out of 63400
Number used as Logic:
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
Number with an unused LUT:
                                      42 out of
                                                         100%
                                       0 out of
                                                   42
  Number of fully used LUT-FF pairs:
                                       0 out of
                                                           0%
  Number of unique control sets:
IO Utilization:
Number of IOs:
Number of bonded IOBs:
                                      52 out of 210
```

Synthesis Report Page 3 of 3

```
Specific Feature Utilization:
Partition Resource Summary:
  No Partitions were found in this design.
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
       GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
   Minimum period: No path found
Minimum input arrival time before clock: No path found
    Maximum output required time after clock: No path found
   Maximum combinational path delay: 3.920ns
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default path analysis
Total number of paths / destination ports: 621 / 19
                         3.920ns (Levels of Logic = 7)
Delay:
                      b<5> (PAD)
Cout (PAD)
  Destination:
  Data Path: b<5> to Cout
                                       Gate
                                                  Net
     Cell:in->out fanout Delay Delay Logical Name (Net Name)
     0.570 b_5_IBUF (b_5_IBUF)
0.683 u1/CarryLogic/AG_int_SW0 (N4)
0.702 u1/CarryLogic/AG_int (AG<1>)
                                                0.683 CarryLogic_2/AG_int_SWO (N8)
0.515 CarryLogic_2/AG_int (AG1_OBUF)
0.279 CarryLogic_2/Cout1 (Cout_OBUF)
Cout_OBUF (Cout)
                              3.920ns (0.486ns logic, 3.434ns route)
(12.4% logic, 87.6% route)
 -----
Cross Clock Domains Report:
Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.79 secs
Total memory usage is 4625436 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 2 ( 0 filtered)
Number of infos : 1 ( 0 filtered)
```