Synthesis Report

Wed Apr 15 23:01:49 2020

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Parameter xsthdpdir set to xst Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Reading design: CSA.prj
   1) Synthesis Options Summary
   2) HDL Parsing
   3) HDL Elaboration
  4) HDL Synthesis
4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
   6) Low Level Synthesis
   7) Partition Report
8) Design Summary
         8.1) Primitive and Black Box Usage
8.2) Device utilization summary
          8.3) Partition Resource Summary
         8.4) Timing Report
8.4.1) Clock Information
                8.4.2) Asynchronous Control Signals Information 8.4.3) Timing Summary
                8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                              Synthesis Options Summary
---- Source Parameters
Input File Name
                                                 : "CSA.prj"
Input File Name : "CSA"

Lignore Synthesis Constraint File : NO
---- Target Parameters

Output File Name : "CSA"
Output File Name
Output Format
Target Device
                                                : NGC
                                              : xc7a100t-3-csg324
--- Source Options
Top Module Name
                                            : CSA
: YES
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
                                               : Auto
Safe Implementation
FSM Style
RAM Extraction
                                               : LUT
RAM Style
                                                : Auto
ROM Extraction
                                            : YES
: Auto
Shift Register Extraction
ROM Style
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                               : NO
Use DSP Block
Automatic Register Balancing
                                                 : Auto
 ---- Target Options
LUT Combining
                                               : Auto
Reduce Control Sets
Add 10 Buffers
Global Maximum Fanout
Add Generic Cl- `
                                               : YES
Add Generic Clock Buffer(BUFG)
Register Duplication
                                                : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Aut
                                                 : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
                                            : Auto
: Auto
: YES
Equivalent register Removal
---- General Options
Optimization Goal
Optimization Effort
Power Reduction
                                             : NO
: No
: As_Optimized
: Yes
: AllClockNets
: YES
: NO
: NO
: /
: <>
: Maintain
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
Read Cores
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
                                                : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
______
                                    HDL Parsing
Analyzing Verilog file "C:/Users/ALI/Desktop/New folder (2)/CSA .v" into library work Parsing module .
Parsing module .
```

Synthesis Report Page 2 of 3

```
WARNING:HDLCompiler:936 - "C:/Users/ALI/Desktop/New folder (2)/CSA .v" Line 11: Keyword 'unsigned' is not allowed here in this mode of veril
Parsing module .
WARNING:HDLCompiler:936 - "C:/Users/ALI/Desktop/New folder (2)/CSA .v" Line 15: Keyword 'unsigned' is not allowed here in this mode of veril
                              HDL Elaboration
Elaborating module .
Elaborating module .
Elaborating module .
                            HDL Synthesis
Synthesizing Unit .
    Related source file is "C:/Users/ALI/Desktop/New folder (2)/CSA .v".
    Summary:
       no macro.
Unit synthesized.
Synthesizing Unit .
    Related source file is "C:/Users/ALI/Desktop/New folder (2)/CSA .v".
    Found 5-bit adder for signal created at line 12. Found 5-bit adder for signal created at line 12.
        inferred 2 Adder/Subtractor(s).
Unit synthesized.
Synthesizing Unit
    Related source file is "C:/Users/ALI/Desktop/New folder (2)/CSA .v".
    Summary: inferred 1 Multiplexer(s).
Unit synthesized.
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                                         : 14
: 3
 5-bit adder
# Multiplexers
 5-bit 2-to-1 multiplexer
                                                         : 3
                       Advanced HDL Synthesis
_____
Advanced HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
 5-bit adder carry in
                                                         : 3
# Multiplexers
 5-bit 2-to-1 multiplexer
Optimizing unit ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CSA, actual ratio is 0.
Final Macro Processing ...
Final Register Report
                           Partition Report
Partition Implementation Status
 No Partitions were found in this design.
                             Design Summary
Top Level Output File Name
Primitive and Black Box Usage:
# BELS
       LUT2
      LUT3
LUT5
       LUT6
 IO Buffers
       IBUF
       OBUF
Device utilization summary:
Selected Device : 7a100tcsg324-3
Slice Logic Utilization:
 Number of Slice LUTs:
                                          36 out of 63400
    Number used as Logic:
                                          36 out of 63400
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
Number with an unused LUT:
                                          36 out of
                                                               100%
                                           0 out of
   Number of fully used LUT-FF pairs:
                                           0 out of
                                                                 0%
   Number of unique control sets:
IO Utilization:
 Number of IOs:
 Number of bonded IOBs:
                                          50 out of 210
Specific Feature Utilization:
Partition Resource Summary:
```

Synthesis Report Page 3 of 3

```
No Partitions were found in this design.
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
        FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
        GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
   Minimum period: No path found Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found Maximum combinational path delay: 4.912 \mathrm{ns}
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default path analysis
  Total number of paths / destination ports: 327 / 17
                            4.912ns (Levels of Logic = 12)
                         x<1> (PAD)
s<15> (PAD)
  Source:
  Destination:
  Data Path: x<1> to s<15>
     Cell:in->out fanout Delay Delay Logical Name (Net Name)
                       3 0.001
2 0.097
3 0.097
2 0.097
3 0.097
      IBUF:I->O
                                                     0.693
                                                               x_1_IBUF (x_1_IBUF)
                                                     0.299 adder1/Madd_out_Madd_xor<3>121 (adder1/Madd_out_Madd_xor<3>121)
0.305 adder1/Madd_out_Madd_xor<3>122 (adder1/Madd_out_Madd_xor<3>12)
      LUT5:10->0
      LUT3:12->0
                                                              m1/Mmux_out5112 (m1/Mmux_out511)
m1/Mmux_out512 (m1/Mmux_out51)
m2/Mmux_out511 (m2/Mmux_out51)
m2/Mmux_out512 (m2/Mmux_out51)
      LUT5: I4->0
                                                     0.384
                                  2 0.097
2 0.097
2 0.097
      T.IIT5 • T4->0
                                                     0.384
      LUT3:I1->0
                                                     0.299
                                  1 0.097 0.399 m2/Mmux_out512 (m2/Mmux_out51)

2 0.097 0.393 m3/Mmux_out511 (m3/Mmux_out51)

2 0.097 0.299 m3/Mmux_out512 (m3/Mmux_out51)

1 0.097 0.279 m3/Mmux_out512 (m3/Mmux_out51)
      LUT5: I4->0
      LUT5:I4->0
      LUT3:I1->0
LUT5:I4->0
                                                               c_out_OBUF (c_out)
      OBUF:I->O
                                          0.000
                                4.912ns (0.971ns logic, 3.941ns route)
     Total
                                                     (19.8% logic, 80.2% route)
Cross Clock Domains Report:
Total REAL time to Xst completion: 9.00 secs Total CPU time to Xst completion: 8.71 secs
Total memory usage is 4625452 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 2 ( 0 filtered)
Number of infos : 0 ( 0 filtered)
```