Synthesis Report

Wed Apr 15 23:12:13 2020

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
--> Parameter xsthdpdir set to xst Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
--> Reading design: pervious_info.prj TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
        4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
8) Design Summary
        8.1) Primitive and Black Box Usage
8.2) Device utilization summary
         8.3) Partition Resource Summary
        8.4) Timing Report
8.4.1) Clock Information
               8.4.2) Asynchronous Control Signals Information 8.4.3) Timing Summary
               8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                            Synthesis Options Summary
---- Source Parameters
Input File Name
                                            : "pervious info.prj"
Input File Wante . po

Ignore Synthesis Constraint File : NO

---- Target Parameters
Output File Name
Output Format
Target Device
                                           : "pervious_info"
                                          : xc7a100t-3-csg324
--- Source Options
Top Module Name
                                         : pervious_info
: YES
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
                                           : Auto
Safe Implementation
FSM Style
RAM Extraction
                                           : LUT
RAM Style
                                           : Auto
ROM Extraction
                                        : YES
: Auto
Shift Register Extraction
ROM Style
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                           : NO
Use DSP Block
Automatic Register Balancing
 ---- Target Options
LUT Combining
                                           : Auto
Reduce Control Sets
Add IO Buffers
                                           : YES
Global Maximum Fanout
Add Generic Clock Buffer(BUFG)
Register Duplication
                                            : YES
Optimize Instantiated Primitives
Use Clock Enable
                                            : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
                                         : Auto
: Auto
: YES
Equivalent register Removal
---- General Options
Optimization Goal
Optimization Effort
Power Reduction
                                         : NO
: No
: As_Optimized
: Yes
: AllClockNets
: YES
: NO
: NO
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
Read Cores
Write Timing Constraints
Write Timing Consciound
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
                                            : Maintain
Slice Utilization Ratio
BRAM Utilization Ratio
                                        : 100
: NO
DSP48 Utilization Ratio
Auto BRAM Packing
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
_____
                                HDL Parsing
Analyzing Verilog file "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v" into library work Parsing module .
Parsing module .
```

Synthesis Report Page 2 of 9

```
Parsing module .
                                      HDL Elaboration
Elaborating module .
Elaborating module .

WARNING: HDLCompiler: 1127 - "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v" Line 138: Assignment to P4 ignored, since the ident
Elaborating module .

WARNING: HDLCompiler: 1127 - "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v" Line 147: Assignment to TO ignored, since the ident
WARNING:HDLCompiler:413 - "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v" Line 148: Result of 2-bit expression is truncated to WARNING:Xst:2972 - "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v" line 138. All outputs of instance of block are unconnected.
                                      HDL Synthesis
     Related source file is "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v".
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v" line 138: Output port
 of the instance is unconnected or connected to loadless signal.
     Found 2-bit adder for signal created at line 150. Found 2-bit adder for signal created at line 151.
     Found 2-bit adder for signal created at line 152.
     Summarv:
          inferred 3 Adder/Subtractor(s).
Unit synthesized.
Synthesizing Unit
Related source file is "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v".
WARNING:Xst:647 - Input > is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs t
WARNING:Xst:647 - Input > is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs t
     Summary:
Unit synthesized.
Synthesizing Unit .
Related source file is "C:/Users/ALI/Desktop/New folder (2)/using pervious digit .v".

WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us

WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us

WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us
WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us
     Summarv:
          inferred 4 Latch(s).
inferred 30 Multiplexer(s).
Unit synthesized.
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
  2-bit adder
                                                                            : 16
# Latches
 1-bit latch
                                                                            : 16
# Multiplexers
 1-bit 2-to-1 multiplexer
                               Advanced HDL Synthesis
______
 Advanced HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
 2-bit adder
 1-bit 2-to-1 multiplexer
                                   Low Level Synthesis
WARNING:Xst:3001 - This design contains one or more registers or latches with an active asynchronous set and asynchronous reset. While this circuit can be built, it creates a sub-optimal implementation in terms of area, power and performance. For a more optimal implementation Xilinx highly recommends
    one of the following:
              1) Remove either the set or reset from all registers and latches if
                 not needed for required functionality
              2) Modify the code in order to produce a synchronous set
                  and/or reset (both is preferred)

    Use the -async_to_sync option to transform the asynchronous set/reset to synchronous operation

                  (timing simulation highly recommended when using this option)
   Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details. List of register instances with asynchronous set and reset:
     T_1 in unit W 0 in unit
     W_1 in unit
T 0 in unit
Optimizing unit
Optimizing unit
Optimizing unit ...
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed: Found area constraint ratio of 100 (+ 5) on block pervious info, actual ratio is 0.
Latch TWO/W_0 has been replicated 1 time(s) to handle iob=true attribute.
Final Macro Processing ...
Final Register Report
Found no macro
```

Synthesis Report Page 3 of 9

```
Partition Implementation Status
   No Partitions were found in this design.
 _____
                                           Design Summary
 Top Level Output File Name
                                                       : pervious info.ngc
Primitive and Black Box Usage:
           GND
           LUT2
           LUT3
           LUT4
           LUT6
 # FlipFlops/Latches
 # TO Buffers
         IBUF
           OBILE
 Device utilization summary:
Selected Device : 7a100tcsg324-3
 Slice Logic Utilization:
  Number of Slice Registers:
Number of Slice LUTs:
                                                                 12 out of 126800
62 out of 63400
      Number used as Logic:
                                                                62 out of 63400
                                                                                                     0%
Slice Logic Distribution:
  Number of LUT Flip Flop pairs used: 62
Number with an unused Flip Flop: 50
Number with an unused LUT: 0
                                                                 50 out of
                                                                                                   80%
                                                                       out of
     Number with an unused LUT:
Number of fully used LUT-FF pairs:
Number of unique control sets:
                                                                 12 out of
                                                                                                   19%
 IO Utilization:
  Number of IOs:
Number of bonded IOBs:
                                                                25 out of 210
IOB Flip Flops/Latches:
Specific Feature Utilization:
Partition Resource Summary:
  No Partitions were found in this design.
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
          GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
Clock Signal
                                                       | Clock buffer(FF name) | Load
TW3/W_0_G(TW3/W_0_G:O) | NONE(*)(TW3/W_0)

TW3/W_1_G(TW3/W_1_G:O) | NONE(*)(TW3/W_1)

TW3/T_0_G(TW3/T_0_G:O) | NONE(*)(TW3/T_0)

TW2/T_1_G(TW2/T_1_G:O) | NONE(*)(TW2/T_1)

TW2/W_0_G(TW2/W_0_G:O) | NONE(*)(TW2/W_0)

TW2/W_1_G(TW2/W_1_G:O) | NONE(*)(TW2/W_0)

TW2/T_0_G(TW2/T_0_G:O) | NONE(*)(TW2/T_0)

TW1/T_1_G(TW1/T_1_G:O) | NONE(*)(TW1/T_1)

TW1/W_0_G(TW1/W_0_G:O) | NONE(*)(TW1/T_1)

TW1/W_1_G(TW1/W_1_G:O) | NONE(*)(TW1/W_0)

TW1/T_0_G(TW1/W_1_G:O) | NONE(*)(TW1/W_0)

TW1/T_0_G(TW1/T_1_G:O) | NONE(*)(TW1/T_1)

TW1/T_0_G(TW1/T_1_G:O) | NONE(*)(TW1/T_0)

TW1/T_1_G(TW1/T_1_G:O) | NONE(*)(TW1/T_0)

TW1/T_1_G(TW1/T_1_G:O) | NONE(*)(TW1/T_0)

TW1/T_1_G(TW1/T_1_G:O) | NONE(*)(TW1/T_0)
TW1/W 1 G(TW1/W 1 G:O)
TW1/T 0 G(TW1/T 0 G:O)
TW0/T 1 G(TW0/T 1 G:O)
TW0/W 0 G(TW0/W 0 G:O)
TW0/T 0 G(TW0/T 0 G:O)
                                                       | NONE(*)(TW0/T 1)
                                                           NONE(*)(TW0/W_0)
                                                        | NONE(*)(TW0/T_0)
 (*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.

Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
 Speed Grade: -3
    Minimum period: No path found
Minimum input arrival time before clock: 1.463ns
     Maximum output required time after clock: 1.409ns
     Maximum combinational path delay: No path found
All values displayed in nanoseconds (ns)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW3/W_0_G'
   Total number of paths / destination ports: 8 / 1
   ffset: 1.290ns (Levels of Logic = 3)
Source: A<6> (PAD)
Destination: TW3/W_0 (LATCH)
Destination Clock: TW3/W_0_G falling
   Data Path: A<6> to TW3/W_0
                                 fanout Delay Delay Logical Name (Net Name)
      Cell:in->out
        TBUF: T->O
                                      6 0.001 0.579 A_6_IBUF (A_6_IBUF)
```

Synthesis Report Page 4 of 9

```
->0 2 0.097 0.515 TW3/concatanate[3]_GND_3_o_AND_17_o1 (TW3/concatanate[3]_GND_3_o_AND_17_o)
->0 1 0.097 0.000 TW3/W_0_D (TW3/W_0_D)
-0.028 TW3/W_0
     TJT4:T0->0
     LUT3:I0->0
     LD:D
                      1.290ns (0.195ns logic, 1.095ns route)
                                            (15.1% logic, 84.9% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW3/W_1_G'
Total number of paths / destination ports: 12 / 1
                        1.427ns (Levels of Logic = 3)
  Source: A<6> (PAD)
Destination: TW3/W_1 (LATCH)
Destination Clock: TW3/W_1 G falling
  Data Path: A<6> to TW3/W_1
                                     Gate
                                               Net
    Cell:in->out fanout Delay
                                           Delay Logical Name (Net Name)
     _____
                   6 0.001 0.716 A_6_IBUF (A_6_IBUF)
2 0.097 0.515 TW3/concatanate[3]_GND_3_o_AND_15_o1 (TW3/concatanate[3]_GND_3_o_AND_15_o)
1 0.097 0.000 TW3/W_1_D (TW3/W_1_D)
-0.028 TW3/W_1_D (TW3/W_1_D)
     IBUF:I->O
     TUT6: T0->0
     LUT3:10->0
                                  -0.028
                                                     TW3/W_1
     LD:D
                     1.427ns (0.195ns logic, 1.232ns route)
(13.7% logic, 86.3% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW3/T_0_G' Total number of paths / destination ports: 12 / 1
                        1.427ns (Levels of Logic = 3)
Offset:
  Source: A<7> (PAD)
Destination: TW3/T_0 (LATCH)
Destination Clock: TW3/T_0_G falling
  Data Path: A<7> to TW3/T_0
    Cell:in->out fanout Delay
                                           Delay Logical Name (Net Name)
                   6 0.001 0.716 A_7_IBUF (A_7_IBUF)
2 0.097 0.515 TW3/concatanate[3]_GND_3_o_AND_13_o1 (TW3/concatanate[3]_GND_3_o_AND_13_o)
     IBUF:I->O
                   2 0.097
1 0.097
-0.028
     LUT6:I0->0
                                            0.000 TW3/T_0_D (TW3/T_0_D)
     LD:D
                                                   TW3/T 0
                  1.427ns (0.195ns logic, 1.232ns route)
(13.7% logic, 86.3% route)
    Total
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW2/T_1_G'
 Total number of paths / destination ports: 12 / 1
  _____
                      1.454ns (Levels of Logic = 3)
  Source: A<5> (PAD)
Destination: TW2/T_1 (LATCH)
Destination Clock: TW2/T_1_G falling
  Data Path: A<5> to TW2/T_1
    Cell:in->out fanout Delay Delay Logical Name (Net Name)
                   ..... 0./44 A_5_IBUF (A_5_IBUF)
2 0.097 0.515 TW2/concatanate[3]_GND_3_o_AND_11_o1 (TW2/concatanate[3]_GND_3_o_AND_11_o)
1 0.097 0.000 TW2/T_1_D (TW2/T_1_D)
-0.028 TW2/T_1
     IBUF:I->O
     LUT6:I0->0
      LUT3:I0->O
     LD:D
                               1.454ns (0.195ns logic, 1.259ns route)
(13.4% logic, 86.6% route)
    Total
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW2/W 0 G'
  Total number of paths / destination ports: 8 / 1
  _____
                        1.299ns (Levels of Logic = 3)
                     A<4> (PAD)
TW2/W 0 (LATCH)
  Source:
  Destination:
  Destination Clock: TW2/W_0_G falling
  Data Path: A<4> to TW2/W 0
    Cell:in->out fanout Delay Delay
                                            Delay Logical Name (Net Name)
                   8 0.001 0.589 A_4_IBUF (A_4_IBUF)
2 0.097 0.515 TW2/concatanate[3]_GND_3_o_AND_17_o1 (TW2/concatanate[3]_GND_3_o_AND_17_o)
1 0.097 0.000 TW2/W_0_D (TW2/W_0_D)
-0.028 TW2/W_0
     TRUE:T->O
     LUT4:I0->O
     LUT3:10->0
     T.D:D
                             1.299ns (0.195ns logic, 1.104ns route)
(15.0% logic, 85.0% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW2/W_1_G'
  Total number of paths / destination ports: 12 / 1 \,
  -----
  Source:
                        B<5> (PAD)
                        TW2/W_1 (LATCH)
  Destination:
 Destination Clock: TW2/W_1_G falling
Data Path: B<5> to TW2/W 1
                                               Net
                      fanout Delay
    Cell:in->out
                                            Delay Logical Name (Net Name)
                   12 0.001 0.734 B_5_IBUF (B_5_IBUF)
2 0.097 0.515 TW2/concatanate[3]
     IBUF:I->O
                                             0.515 TW2/concatanate[3]_GND_3 o_AND_15_o1 (TW2/concatanate[3]_GND_3_o_AND_15_o)
                   1 0.097
     LUT3:10->0
                                             0.000
                                                     TW2/W_1_D (TW2/W_1_D)
                                                     TW2/W 1
     LD:D
                                   -0.028
    Total
                                   1.444ns (0.195ns logic, 1.249ns route)
```

Synthesis Report Page 5 of 9

```
(13.5% logic, 86.5% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW2/T_0_G'
  Total number of paths / destination ports: 12 / 1 \,
Offset:
                         1.454ns (Levels of Logic = 3)
                         A<5> (PAD)
  Source:
  Source: A<5> (PAD)  
Destination: TW2/T_0 (LATCH)  
Destination Clock: TW2/T_0_G falling
  Data Path: A<5> to TW2/T_0
                                                 Net
     Cell:in->out fanout Delay
                                               Delay Logical Name (Net Name)
                    12 0.001 0.744 A_5_IBUF (A_5_IBUF)
2 0.097 0.515 TW2/concatanate[3]
1 0.097 0.000 TW2/T_0_D (TW2/T_0_
-0.028 TW2/T_0
      IBUF:I->O
                                             0.515 TW2/concatanate[3]_GND_3 o_AND_13_o1 (TW2/concatanate[3]_GND_3 o_AND_13_o) 0.000 TW2/T_0_D (TW2/T_0_D) TW2/T_0
      TJUT6: T0->0
      LUT3:I0->0
      LD:D
                              1.454ns (0.195ns logic,
                                              (13.4% logic, 86.6% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW1/T_1_G'
Total number of paths / destination ports: 12 / 1
                         1.463ns (Levels of Logic = 3)
  Source: A<3> (PAD)
Destination: TW1/T_1 (LATCH)
Destination Clock: TW1/T_1_G falling
  Data Path: A<3> to TW1/T_1
                                      Gate
                                                 Net
     Cell:in->out fanout Delay
                                             Delay Logical Name (Net Name)
                    14 0.001
                                               0.753
                                                       A_3_IBUF (A_3_IBUF)
                            2 0.097
1 0.097
                                                       TW1/concatanate[3]_GND_3_o_AND_11_o1 (TW1/concatanate[3]_GND_3_o_AND_11_o) TW1/T_1_D (TW1/T_1_D) TW1/T_1
      TUT6: T0->0
                                               0.515
      LUT3:I0->0
                                               0.000
      LD:D
                                   -0.028
                             1.463ns (0.195ns logic, 1.268ns route)
                                              (13.3% logic, 86.7% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW1/W_0_G' Total number of paths / destination ports: 8 / 1
Offset:
                         1.299ns (Levels of Logic = 3)
                      A<2> (PAD)
TW1/W_0 (LATCH)
  Destination:
  Destination Clock: TW1/W_0_G falling
  Data Path: A<2> to TW1/W_0
                                      Gate
     Cell:in->out famout Delay
                                               Delay Logical Name (Net Name)
                      8 0.001
      IBUF:I->O
                                               0.589
                                                       A_2_IBUF (A_2_IBUF)
                                              0.515 TW1/concatanate[3] GND_3_o_AND_17_o1 (TW1/concatanate[3]_GND_3_o_AND_17_o)  
0.000 TW1/W_0_D (TW1/W_0_D)
      LUT4:I0->0
                                    0.097
      T.D · D
                                  -0.028
                                                      TW1/W 0
                           1.299ns (0.195ns logic, 1.104ns route)
(15.0% logic, 85.0% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW1/W_1_G'
  Total number of paths / destination ports: 12 / 1
 -
------
                        1.453ns (Levels of Logic = 3)
  FISET: 1.45.MS (Levels of Source: B<3> (PAD)

Destination: TWI/W_1 (LATCH)

Destination Clock: TWI/W_1_G falling

Data Path: B<3> to TWI/W_1
     Cell:in->out fanout Delay
                                            Delay Logical Name (Net Name)
                     14 0.001
      TRIIF · T->O
                                               0.743 B_3_IBUF (B_3_IBUF)
                                             0.515 TW1/concatanate[3] GND 3 o AND 15 ol (TW1/concatanate[3] GND 3 o AND 15 o)
0.000 TW1/W_1_D (TW1/W_1_D)
      LUT6:I1->0
                             2 0.097
1 0.097
-0.028
      LD:D
                                                       TW1/W 1
                                 1.453ns (0.195ns logic, 1.258ns route)
(13.4% logic, 86.6% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW1/T_0_G' Total number of paths / destination ports: 12 / 1
  -----
                         1.463ns (Levels of Logic = 3)
  Source: A<3> (PAD)
Destination: TW1/T_0 (LATCH)
Destination Clock: TW1/T_0_G falling
  Data Path: A<3> to TW1/T 0
    Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
                     14 0.001 0.753 A_3_IBUF (A_3_IBUF)
2 0.097 0.515 TW1/concatanate[3]_GND_3_o_AND_13_o1 (TW1/concatanate[3]_GND_3_o_AND_13_o)
1 0.097 0.000 TW1/T_0_D (TW1/T_0_D)
-0.028 TW1/T_0
      TRIIF · T->O
      LUT6:I0->0
      LUT3:I0->0
      LD:D
                               1.463ns (0.195ns logic, 1.268ns route)
    Total
                                               (13.3% logic, 86.7% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TWO/T_1_G'
  Total number of paths / destination ports: 8 / 1
```

Synthesis Report Page 6 of 9

```
Offset:
                      1.317ns (Levels of Logic = 3)
 Source: A-I> (PAD)
Destination: TWO/T_1 (LATCH)
Destination Clock: TWO/T_1_G falling
Data Path: A<I> to TWO/T_1
                                  Gate
                                            Net
                   fanout Delay
                                          Delay Logical Name (Net Name)
                   12 0.001
                                          0.607 A_1_IBUF (A_1_IBUF)
                         2 0.097
1 0.097
-0.028
                                        0.515 TWO/concatanate[3] GND_3 o_AND_11_o1 (TWO/concatanate[3]_GND_3_o_AND_11_o) 0.000 TWO/T_1_D (TWO/T_1_D)
     LUT4:I0->0
     LUT3:I0->0
                                                  TW0/T_1
               1.317ns (0.195ns logic, 1.122ns route)
                                          (14.8% logic, 85.2% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TWO/W_O_G'
Total number of paths / destination ports: 16 / 2
                      1.290ns (Levels of Logic = 3)
  B<0> (PAD)
  Data Path: B<0> to TW0/W_0
                                            Net
                                  Gate
    Cell:in->out fanout
                                          Delay Logical Name (Net Name)
     1.290ns (0.195ns logic, 1.095ns route)
                                          (15.1% logic, 84.9% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'TW0/T_0_G'
  Total number of paths / destination ports: 8 / 1
                      1.317ns (Levels of Logic = 3)
  Source: Ac1> (PAD)
Destination: TWO/T_0 (LATCH)
Destination Clock: TWO/T_0_G falling
  Destination:
  Data Path: A<1> to TW0/T_0
                                  Gate
                                            Net
    Cell:in->out fanout Delay
                                        Delay Logical Name (Net Name)
                  12 0.001 0.607 A_1_IBUF (A_1_IBUF)
2 0.097 0.515 TM0/correterate(2)
                   2 0.001
2 0.097
1 0.097
                                          0.515 TW0/concatanate[3]_GND_3_o_AND_13_o1 (TW0/concatanate[3]_GND_3_o_AND_13_o)
0.000 TW0/T_0_D (TW0/T_0_D)
TW0/T_0
     TJTT4:T0->0
     LUT3:10->0
                    1.317ns (0.195ns logic, 1.122ns route)
                                          (14.8% logic, 85.2% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW2/T_0_G'
Total number of paths / destination ports: 2 / 2
 ffset: 1.409ns (Levels of Logic = 2) Source: TW2/T_0 (LATCH) Destination: result<7> (PAD) Source Clock: TW2/T_0 G falling
Offset:
  Data Path: TW2/T_0 to result<7>
                                  Gate
    Cell:in->out fanout
     ______
                   2 0.472 0.561 TW2/T_0 (TW2/T_0)
1 0.097 0.279 result<7>1 (result_7_OBUF)
     LUT4:I0->0
    0.000 result_7_OBUF (result<7>)
                 1.409ns (0.569ns logic, 0.840ns route)
                                          (40.4% logic, 59.6% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW2/T_1_G'
 Total number of paths / destination ports: 1 / 1
 ### 1.360ms (Levels of Logic = 2)

Source: TW2/T_1 (LATCH)

Destination: result

Source Clock: TW2/T_1 G falling

Data Path: TW2/T_1 to result
                                 Gate
                                            Net.
    Cell:in->out fanout
                                Delay
                                         Delay Logical Name (Net Name)
                  1 0.472 0.511 TW2/T_1 (TW2/T_1)
1 0.097 0.279 result<7>1 (result)
     LD:G->Q
                                          0.279 result<7>1 (result_7_OBUF)
result 7 OBUF (result<7>)
     OBUF:I->O
                                0.000
                                1.360ns (0.569ns logic, 0.791ns route)
                                          (41.9% logic, 58.1% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW3/W 1 G'
 Total number of paths / destination ports: 1\ /\ 1
                      1.228ns (Levels of Logic = 2) TW3/W 1 (LATCH)
  Source:
                   result<7> (PAD)
  Destination:
  Source Clock:
                      TW3/W_1_G falling
 Data Path: TW3/W_1 to result<7>
                                  Gate
    Cell:in->out
                   fanout Delay
                                        Delay Logical Name (Net Name)
```

Synthesis Report Page 7 of 9

```
1 0.472 0.379 TW3/W_1 (TW3/W_1)
1 0.097 0.279 result<7>1 (result_7_OBUF)
      LUT4:12->0
                                          00 result_7_OBUF (result<7>)
     OBUF:I->O
                            1.228ns (0.569ns logic, 0.659ns route) (46.4% logic, 53.6% route)
    Total
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW3/W_0_G'
  Total number of paths / destination ports: 2 / 2
  ffset: 1.148ns (Levels of Source: TW3/W_0 (LATCH)
Destination: result<7> (PAD)
Source Clock: TW3/W_0 G falling
Data Path: TW3/W_0 to result<7>
                        1.148ns (Levels of Logic = 2)
                                      Gate
    Cell:in->out fanout Delay
                                               Delay Logical Name (Net Name)
                                            2 0.472 0.299 TW3/W_0 (TW3/W_0)
1 0.097 0.279 result<7>1 (result_7_OBUF)
     T.D:G->0
      LUT4:13->0
          0.000 result_7_OBUF (result<7>)
     OBUF:I->O
                      1.148ns (0.569ns logic, 0.579ns route)
(49.6% logic, 50.4% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW1/T_0_G' Total number of paths / destination ports: 2 / 2
                         1.409ns (Levels of Logic = 2)
Offset:
  ffset: 1.409ns (Levels of Source: TW1/T_0 (LATCH)
Destination: result<55 (PAD)
Source Clock: TW1/T_0_G falling
  Data Path: TW1/T_0 to result<5>
    Cell:in->out fanout Delay
                                               Delay Logical Name (Net Name)
                     2 0.472 0.561 TW1/T_0 (TW1/T_0)
1 0.097 0.279 result<5>1 (result_5_OBUF)
      LUT4:I0->0
     0.000 result_5_OBUF (result<5>)
                   1.409ns (0.569ns logic, 0.840ns route)
                                               (40.4% logic, 59.6% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW1/T_1_G' Total number of paths / destination ports: 1 / 1
   \begin{array}{lll} \mbox{ffset:} & 1.360 \mbox{ns} \ \mbox{(Levels of Logic = 2)} \\ \mbox{Source:} & \mbox{TM1}/T\_1 \ \mbox{(LATCH)} \\ \mbox{Destination:} & \mbox{result<5> (PAD)} \\ \mbox{Source Clock:} & \mbox{TM1}/T\_1\_G \ \mbox{falling} \\ \end{array} 
  Data Path: TW1/T_1 to result<5>
                                      Gate
                                                 Net
    Gate Cell:in->out fanout Delay
                                               Delay Logical Name (Net Name)
                    1 0.472 0.511 TW1/T_1 (TW1/T_1)
1 0.097 0.279 result<5>1 (resul
     LD:G->Q
      LUT4:I1->0
                                               0.279 result<5>1 (result_5_OBUF) result_5_OBUF (result<5>)
     OBUF:I->O
                                    0.000
                                  1.360ns (0.569ns logic, 0.791ns route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW2/W 1 G'
  Total number of paths / destination ports: 1 /
 ffset: 1.228ns (Levels of Logic = 2)
Source: TW2/W_1 (LATCH)
Destination: result<5> (PAD)
Source Clock: TW2/W 1 C 2 112
Data Path 1
  Data Path: TW2/W_1 to result<5>
    Cell:in->out fanout Delay
                                      Gate
                                               Delay Logical Name (Net Name)
     1.228ns (0.569ns logic, 0.659ns route)
                                               (46.4% logic, 53.6% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW2/W_0_G'
Total number of paths / destination ports: 2 / 2
                         1.148ns (Levels of Logic = 2)
                   TW2/W_0 (LATCH)
result<5> (PAD)
TW2/W_0_G falling
  Destination:
  Source Clock:
  Data Path: TW2/W_0 to result<5>
    Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)
                     2 0.472
1 0.097
                                               0.299 TW2/W_0 (TW2/W_0)
      LUT4:I3->0
                                              0.279 result<5>1 (result 5 OBUF)
                        1.148ns (0.569ns logic, 0.579ns route)
                                               (49.6% logic, 50.4% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW0/T_0_G'
```

Synthesis Report Page 8 of 9

```
Inset: 1.409ns (Levels of Logic = 2)

Source: TW0/T_0 (LATCH)

Destination: result<3> (PAD)

Source Clock: TW0/T_0 c fall:

Data Path: mmo (**)
   Data Path: TW0/T_0 to result<3>
       Cell:in->out fanout
                                                           Delay
                                                                             Delay Logical Name (Net Name)
                                                                             0.561 TW0/T_0 (TW0/T_0)
0.279 result<3>1 (result 3 OBUF)
                                   2 0.472
1 0.097
         I.D • G->0
         LUT4:I0->0
                                                                                         result_3_OBUF (result<3>)
                                 1.409ns (0.569ns logic, 0.840ns route)
                                                                             (40.4% logic, 59.6% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TWO/T_1_G'
Total number of paths / destination ports: 1 / 1
                                        1.360ns (Levels of Logic = 2) TW0/T_1 (LATCH)
   Destination: TWO/T_1 (LEGICH, PAD)

TWO/T_1 (LEGICH, PAD)

TWO/T_1 G falling
   Data Path: TW0/T_1 to result<3>
                                                              Gate
                                                                                 Net
       Gate Cell:in->out fanout Delay
                                                                             Delay Logical Name (Net Name)
                                 1 0.472 0.511 TW0/T_1 (TW0/T_1)
1 0.097 0.279 result<3>1 (resulting terms of the control of the 
         LUT4:I1->0
                                                                           0.279 result<3>1 (result_3_OBUF)
         OBUF:I->O
                                                           0.000
                                                                                         result 3 OBUF (result<3>)
                                                           1.360ns (0.569ns logic, 0.791ns route)
       Total
                                                                             (41.9% logic, 58.1% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW1/W 1 G'
   Total number of paths / destination ports: 1 / 1
                                        1.228ns (Levels of Logic = 2) TW1/W 1 (LATCH)
   Data Path: TW1/W_1 to result<3>
                                                              Gate
       Cell:in->out fanout Delay
                                                                            Delay Logical Name (Net Name)
                                                                             0.379 TW1/W 1 (TW1/W 1)
         LD:G->Q
                                1 0.472 0.379 TW1/W_1 (TW1/W_1)
1 0.097 0.279 result<3>1 (result_3_OBUF)
0.000 result_3_OBUF (result<3>)
         OBUF:I->O
                                                                                         result_3_OBUF (result<3>)
                                                  1.228ns (0.569ns logic, 0.659ns route)
(46.4% logic, 53.6% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW1/W_0_G' Total number of paths / destination ports: 2 / 2
                                         1.148ns (Levels of Logic = 2)
                                         TW1/W_0 (LATCH)
    Destination: TW1/W_0 (LATCH)
result<3> (PAD)
Source Clock: TW1/W_0_G falling
   Data Path: TW1/W_0 to result<3>
       Cell:in->out fanout Delay Delay Logical Name (Net Name)
                                  2 0.472
1 0.097
                                                                          0.299 TW1/W_0 (TW1/W_0)
0.279 result<3>1 (result 3 OBUF)
         LUT4:I3->0
                                  1.148ns (0.569ns logic, 0.579ns route)
       Total
                                                                             (49.6% logic, 50.4% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TWO/W_O_G'
   Total number of paths / destination ports: 2 / 2
                                         0.751ns (Levels of Logic = 1)

      ffset:
      0.751ns (Levels o

      Source:
      TWO/W 0.1 (LATCH)

      Destination:
      result

      result
      TWO/W_0_G falling

Offset:
   Data Path: TW0/W_0_1 to result<1>
                                                              Gate
       Cell:in->out fanout Delay
                                                                          Delay Logical Name (Net Name)
        _____
                                   1 0.472
0.000
                                                                          0.279 TW0/W 0 1 (TW0/W 0 1)
          0.000 result_1_OBUF (result<1>)
         OBUF:I->O
                                 0.751ns (0.472ns logic, 0.279ns route)
(62.8% logic, 37.2% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'TW3/T_0_G' Total number of paths / destination ports: 1 / 1
   ffset: 0.751ns (Levels of Logic = 1)
Source: TW3/T_0 (LATCH)
Destination: carryout (PAD)
Source Clock: TW3/T_0_G falling
   Data Path: TW3/T_0 to carryout

Gate
       Cell:in->out fanout Delay
                                                                             Delay Logical Name (Net Name)
        -----
         LD:G->0
                                  1 0.472
                                                                             0.279 TW3/T 0 (TW3/T 0)
         OBUF: T->O
                                                             0.000
                                                                                           carryout OBUF (carryout)
```

Synthesis Report Page 9 of 9

Total 0.751ns (0.472ns logic, 0.279ns route)
(62.8% logic, 37.2% route)

Cross Clock Domains Report:

Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.62 secs

-->
Total memory usage is 4625480 kilobytes
Number of errors : 0 (0 filtered)
Number of warnings : 13 (0 filtered)
Number of infos : 3 (0 filtered)