Synthesis Report

Wed Apr 15 23:06:33 2020

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
--> Parameter xsthdpdir set to xst Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
--> Reading design: sign_digit.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
        4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
8) Design Summary
        8.1) Primitive and Black Box Usage
8.2) Device utilization summary
         8.3) Partition Resource Summary
        8.4) Timing Report
8.4.1) Clock Information
               8.4.2) Asynchronous Control Signals Information 8.4.3) Timing Summary
               8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                            Synthesis Options Summary
---- Source Parameters
                                            : "sign_digit.prj"
Input File Name
Input File Name : "Si
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
Output Format
Target Device
                                            : "sign_digit"
                                            : NGC
                                          : xc7a100t-3-csg324
--- Source Options
Top Module Name
                                          : sign_digit
: YES
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
                                           : Auto
Safe Implementation
FSM Style
RAM Extraction
                                           : LUT
RAM Style
                                            : Auto
ROM Extraction
                                         : YES
Shift Register Extraction
ROM Style
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                           : NO
Use DSP Block
Automatic Register Balancing
 ---- Target Options
LUT Combining
                                           : Auto
Reduce Control Sets
Add IO Buffers
                                           : YES
Global Maximum Fanout
Add Generic Clock Buffer(BUFG)
Register Duplication
                                            : YES
Optimize Instantiated Primitives
Use Clock Enable
                                            : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
                                         : Auto
: Auto
: YES
Equivalent register Removal
---- General Options
Optimization Goal
Optimization Effort
Power Reduction
                                         : NO
: No
: As_Optimized
: Yes
: AllClockNets
: YES
: NO
: NO
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
Read Cores
Write Timing Constraints
Write Timing Conscious.
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
                                            : Maintain
Slice Utilization Ratio
BRAM Utilization Ratio
                                        : 100
: NO
DSP48 Utilization Ratio
Auto BRAM Packing
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
_____
                                 HDL Parsing
Analyzing Verilog file "C:/Users/ALI/Desktop/New folder (2)/double recoding (2).v" into library work Parsing module .
Parsing module .
```

Synthesis Report Page 2 of 3

```
Parsing module .
                             HDL Elaboration
Elaborating module .
Elaborating module .

WARNING: HDLCompiler: 1127 - "C:/Users/ALI/Desktop/New folder (2)/double recoding (2).v" Line 153: Assignment to H4 ignored, since the identif
Elaborating module
WARNING: HDLCompiler: 189 - "C:/Users/ALI/Desktop/New folder (2)/double recoding (2).v" Line 158: Size mismatch in connection of port . Formal
                            HDL Synthesis
Synthesizing Unit .
    Related source file is "C:/Users/ALI/Desktop/New folder (2)/double recoding (2).v"
INFO:Xst:3210 - "C:/Users/ALI/Desktop/New folder (2)/double recoding (2).v" line 153: Output port of the instance is unconnected or connec Found 2-bit adder for signal created at line 164.
Found 2-bit adder for signal created at line 165.
Found 2-bit adder for signal created at line 166.
        inferred 3 Adder/Subtractor(s).
Unit synthesized.
Synthesizing Unit .
    Related source file is "C:/Users/ALI/Desktop/New folder (2)/double recoding (2).v".
    Found 16x3-bit Read Only RAM for signal < n0028>
Unit synthesized.
Synthesizing Unit .
    Related source file is "C:/Users/ALI/Desktop/New folder (2)/double recoding (2).v".
    Found 8x4-bit Read Only RAM for signal < n0016>
        inferred 1 RAM(s).
Unit synthesized.
HDL Synthesis Report
Macro Statistics
# RAMs
                                                         : 8
 16x3-bit single-port Read Only RAM
 8x4-bit single-port Read Only RAM
                                                         : 4
# Adders/Subtractors
 2-hit adder
                                                         . 3
_____
                       Advanced HDL Synthesis
Synthesizing (advanced) Unit
INFO:Xst:3218 - HDL ADVISOR - The RAM will be implemented on LUTs either because you have described an asynchronous read or because of curr
                  | Distributed
    | Port A
          aspect ratio | 16-word x 3-bit
              | connected to signal (X,Y)> | connected to signal (X,Y)> | connected to signal |
          weA
                                                           | high
          diA
                          | connected to internal node
          doA
Unit synthesized (advanced).
UNIT Synthesized (advanced).
Synthesizing (advanced) Unit .
INFO:Xst:3218 - HDL ADVISOR - The RAM will be implemented on LUTs either because you have described an asynchronous read or because of curr
    | ram type
                       | Distributed
          aspect ratio | 8-word x 4-bit
                 | connected to signal | high | connected to signal <(H,Z)> | connected to signal |
          weĀ
                         addrA
          diA
doA
Unit synthesized (advanced).
Advanced HDL Synthesis Report
Macro Statistics
                                                        : 4
: 4
 16x3-bit single-port distributed Read Only RAM
 8x4-bit single-port distributed Read Only RAM
# Adders/Subtractors
                                                         : 3
 2-bit adder
______
                          Low Level Synthesis
Optimizing unit ...
Mapping all equations..
Found area constraint ratio of 100 (+ 5) on block sign_digit, actual ratio is 0.
Final Macro Processing ...
Final Register Report
Found no macro
Partition Implementation Status
 No Partitions were found in this design.
```

Synthesis Report Page 3 of 3

```
Design Summary
Top Level Output File Name
                                           : sign_digit.ngc
Primitive and Black Box Usage:
# BELS
                                           : 15
        т.пт4
        LUT5
        LUT6
# IO Buffers
        OBUF
Device utilization summary:
Selected Device : 7a100tcsg324-3
Slice Logic Utilization:
 Number of Slice LUTs:
                                                  14 out of 63400
    Number used as Logic:
Number used as Logic.
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
Number with an unused LUT:
                                                  14 out of
0 out of
                                                                           100%
   Number of fully used LUT-FF pairs:
Number of unique control sets:
IO Utilization:
 Number of IOs:
Number of bonded IOBs:
                                                  26 out of
Specific Feature Utilization:
Partition Resource Summary:
  No Partitions were found in this design.
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
       FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
       GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
   Minimum period: No path found
    Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
    Maximum combinational path delay: 2.934ns
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 8
                          2.934ns (Levels of Logic = 6)
                      A<3/ (112,
result<7> (PAD)
  Destination:
  Data Path: A<3> to result<7>
     Cell:in->out fanout Delay Delay Logical Name (Net Name)
                                                0.570
                                                        A 3 IBUF (A 3 IBUF)
HZ1/Mram n002811 (H2)
Madd S3 lut<1>1 (Madd S3 lut<1>)
Madd S3 lut(0)1 (result 6 OBUF)
Madd S3 xor<1>11 (result 7 OBUF)
result 7 OBUF (result<7>)
                      4 0.001
3 0.097
      TBUF: T->O
                                                0.305
                              1 0.097
2 0.097
1 0.097
                                                0.693
0.697
      LUT5: I4->0
      LUT6:I0->0
      LUT6:I0->O
                                                0.279
                                     0.000
      OBUF:I->O
    Total
                                     2.934ns (0.389ns logic, 2.546ns route)
(13.3% logic, 86.7% route)
Cross Clock Domains Report:
Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.29 secs
Total memory usage is 4625488 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 2 ( 0 filtered)
Number of infos : 3 ( 0 filtered)
```