

04/04/22


Page No.:
Date:

EE 309 - Assignment 1

Mini - 8085

Growtham S
20D070031

DATAPATH:



Hardware Flowcharts

Rules of Operation:

- A transfer from Source to bus to destination takes one state time.
- A source can drive up to three destination loads.
- When ALU is a destination, the other input is implicit assumed to be in the Accumulator (A) and the result is also stored in the Accumulator.
- A transfer to the AO buffer activates the on-chip external bus controller. This bus controller postpones the next state until the external transfer is complete.
- Final Assumption is that a register may be incremented or decremented in one cycle itself, if it is not being read from otherwise, in the same cycle. This assumption helps reduce states at certain critical places.

Level 2 Flowcharts (Operation tasks merged with House keeping tasks)

Addressing Mode Sequence - Immediate Addressing:

This addressing mode is common to JMP, CALL, LOAD, STORE. This is the only addressing mode that is worth separating for the execution sequence. Before showing its flowchart, a typical Components of a state & a flowchart is given below

Tasks	AccuType
	ALUacc
	State ID
	Nxt State

$PC \rightarrow Bus_{16}$	MR
$\rightarrow AD$	X-N
$PC \rightarrow INC$	AM1
$EDB \rightarrow D10$	AM2
$D10 \rightarrow Bus_8$	R
$\rightarrow TD-H$	X-N
$INC \rightarrow PC$	AM2
	AM3
$PC \rightarrow Bus_{16} \rightarrow AD$	MR
$PC \rightarrow INC$	X-N
$EDB \rightarrow D10$	AM3
	AM4
$D10 \rightarrow Bus_8$	R
$\rightarrow TD-L$	X-N
$INC \rightarrow PC$	AM4
	SB

Now we can move on to merging the housekeeping tasks with the relevant instructions in an efficient way. JUMP and CALL instructions do not req. housekeeping tasks.

(Note: Instead of having the branch control be connected to the Control store, the instruction decoder is made to control the branch control)

Move Instructions:

$R \rightarrow R$	MOVE
$RX \rightarrow Bus8 \rightarrow Ry$	R, MR
$PC \rightarrow Bus16 \rightarrow Ad$	INC
$PC \rightarrow INC$	$MVRRI$
$EDB \rightarrow DRF$	$MVRRI_2$
$IRF \rightarrow IRE$	R
$INC \rightarrow PC$	$X - N$
	$MVRRI_2$
	IB

$M \rightarrow R$	MOVE
$HL \rightarrow Bus16 \rightarrow Ad$	MR
$EDB \rightarrow DID$	$X - N$
	$MVRRI$
	$MVRRI_2$
$DID \rightarrow Bus8 \rightarrow RX$	R, MR
$PC \rightarrow Bus16 \rightarrow Ad$	INC
$PC \rightarrow INC$	$MVRRI_2$
$EPB \rightarrow DRF$	$MVRRI_2$
$IRF \rightarrow IRE$	R
$INC \rightarrow PC$	$X - N$
	$MVRRI_2$
	IB

$R \rightarrow M$	MOVE
$RX \rightarrow Bus8 \rightarrow DID$	R, MR
$PC \rightarrow INC$	INC
$PC \rightarrow Bus16 \rightarrow Ad$	$MVRRI$
$EDB \rightarrow DRF$	$MVRRI_2$
$DID \rightarrow EDB$	MW
$HL \rightarrow Bus16 \rightarrow Ad$	$X - N$
$TNC \rightarrow PC$	$MVRRI_2$
$IRF \rightarrow IRE$	IB

IMM → R		MOVE
PC → Buflb → Ad		MR
PC → INC		INC
EDB → D10		MVIR1
		MVIR2
D10 → Buflb → RX		R X - N
INC → PC		MVIR2 MUIR3
PC → Buflb → Ad		MR
PC → INC		INC
EDB → IRF		MVIR3 MVRR2
IRF → IRE		NA
INC → PC		X - N
		MVRR2 IB

Load/Store Instructions.

Here, the assumption is that the addressing mode sequences have already occurred. The following states occur after a sequence branch.

$\text{EMM} \rightarrow R_p/C_p$	LOAD
$T_0 - t \rightarrow B_{ws} \rightarrow RP_1$	R, MR
$PC \rightarrow INC$	INC
$PC \rightarrow BusB \rightarrow Ao$	$LWRP_1$
$EDB \rightarrow IRF$	$LWRP_2$
$T_0 - L \rightarrow B_{ws} \rightarrow RP_2$	R
$INC \rightarrow PC$	$X-N$
$IRF \rightarrow IRF$	$LWRP_2$
	EB

INN. ADDR \rightarrow R

LOAD

$T_0 \rightarrow Bus_{16} \rightarrow A_0$	MR
$EDB \rightarrow DIO$	$X-N$
	LWRI
	MVMR2
$DIO \rightarrow Bus_{16} \rightarrow RX$	R, MR
$PC \rightarrow INC$	INC
$PC \rightarrow Bus_{16} \rightarrow A_0$	MVMR2
$EDB \rightarrow IRF$	MVR2
	NA
$INC \rightarrow PC$	$X-N$
$IRF \rightarrow IRE$	MVR2
	IB

R \rightarrow IMM-ADDR

STORE

$RX \rightarrow Bus_{8} \rightarrow DIO$	R, MR
$PC \rightarrow INC$	INC
$PC \rightarrow Bus_{16} \rightarrow A_0$	SWRI
$EDB \rightarrow IRF$	SWR2
$T_0 \rightarrow Bus_{16} \rightarrow A_0$	MW
$DIO \rightarrow EDB$	$X-N$
$INC \rightarrow PC$	SWR2
$IRF \rightarrow IRE$	IB

Arithmetic/Logic Instructions :

R - A

ALU-OP

$RX \rightarrow Bus_{8} \rightarrow ALU$	
$A \rightarrow ALU$	R, MR
$PC \rightarrow INC$	OP-F-INC
$PC \rightarrow Bus_{16} \rightarrow A_0$	ACR1
$EDB \rightarrow IRF$	MVR2
$ALU \rightarrow A$	
$INC \rightarrow PC$	NA
$IRF \rightarrow IRE$	$X-N$
	MVR2
	IB

IMM-A

ALU-OP

$PC \rightarrow Bus16 \rightarrow AD$

$PC \rightarrow INC$

$EDB \rightarrow DIO$

MR

INC

AL11

AL12

$DIO \rightarrow Bus8 \rightarrow ALU$

$A \rightarrow ALU$

$INC \rightarrow PC$

$ALU \rightarrow A$

NA

OP-F

AL12

MVIR3

$PC \rightarrow INC$

$PC \rightarrow Bus16 \rightarrow AD$

$EDB \rightarrow IRF$

MR

INC

MVIR3

MVR2

$INC \rightarrow PC$

$IRF \rightarrow IRE$

NA

X-N

MVR2

IB

Unconditional Jumps:

In foll. instructions, the jump and the CALL instructions req. the housekeeping tasks to be performed first.

JUMP

 $RD \rightarrow Bus16 \rightarrow PC, AD$

R, MR

 $EDB \rightarrow IRF$

INC

 $PC \rightarrow INC$

JMP 1

MVR2

 $INC \rightarrow PC$

NA

 $IRF \rightarrow IRE$

X-N

MVR2

IB

CALL	
PC-H → Bus8 → D10	MW
SP → Bus16 → Ao	INC
SP → INC	CLU1
	CLU2
PC-L → Bus8 → D10	MW
INC → SP	X-N
DNC → Bus16 → Ao	CLU2
	CLU3
TD → Bus16 → PC	NA
SP → INC	INC
INC → SP	CLU3
	CLU4
PC → INC	MR
PC → Bus16 → Ao	INC
EDB → IRF	CLU4
	MVR2
DNC → PC	NA
IRF → IRE	X-N
	MVR2
	IB

RET	
SP → DEC	MR
DEC → SP	DEC
DEC → Bus16 → Ao	RETI
EDB → D10	RET2
SP → DEC	NA
D10 → Bus8 → PC-L	DEC
	RET2
	RETI
DEC → Bus16 → Ao	MR
DEC → SP	X-N
EDB → D10	RETS
	REFL
D10 → Bus8 → PC-H	NA
	X-N
	RETY
	CLU4

PC → INC	MR
PC → Bus16 → Ao	INC
EDB → IRF	CLU4
	MVR2
DNC → PC	NA
IRF → IRE	X-N
	MVR2
	IB

Conditional Jumps:

Here again, the Jump and the Call instruction require the house keeping tasks to be performed first.

CARRY

JUMP

PC → Bus H → Ad

MR

PC → INC

INC

EPB → IRE

JMP C

BC

DNC → PC

NA

EPB → IRE

X-N

MVR R2

IB

TD → Bus H → PC, Ad.

R, MR

EPB → IRE

INC

PC → INC

JMP 1

MVR R2

INC → PC

NA

IRE → IRE

X-N

IB

INC → PC

MVR R2

IRE → IRE

IB

CALL

PC → Bus H → Ad

MR

PC → DNC

INC

EPB → IRE

JMP C

BC

0

1

DNC → PC

NA

PC-H → Bus S8 → D10

MW

EPB → IRE

X-N

MVR R2

INC

IB

SP → Bus H → Ad

CLD 1

SP → INC

CLD 2

↓
Rest of the states follow

PC → Bus H → Ad

MR

PC → INC

INC

EDB → IRE

JMP C

BC

0

1

INC → PC

NA

SP → PEC

MR

EPB → IRE

X-N

DEC → SP

DEC

MVR R2

DEC → Bus H → Ad

RET 1

IB

EPB → D10

RET 2

) Rest of the states follow

With this we are done with all the flowcharts which have been optimized to minimise the total number of states. Next we list out all the states and their corresponding addresses in the Control store:

2-0 4-3	000	001	010	011	100	101	110	111
00	AM1	AM2	AM3	AM4	MVR1	MVR2	MVR1	MVR2
01	MVR1	MVR2	MVR3	MVR2	MVR3	LWR1	LWR2	LWR1
10	SWR1	SWR2	AIR1	AL11	AL12	JMP1	CLU1	CLU2
11	CLU3	CLU4	RET1	RET2	RET3	RET4	X	JMP1

Control Store:

Now we decide the control bits that the datapath requires.

Control bits and decode logic:


Registers:

The connection of the registers to the Bus is what we are commenting on here. We can see from the adjacent image that every register will need 2 bits to control it. But we can't keep copies of a state so that it can operate on from the instruction decoder. Hence from the instruction decoder we have two addresses for the two registers each instruction may need to read or modify.

In the control store hence we have 3 bits because all possibilities are never possible. The representation format is OP (rd_ena wr_ena)

Bit Combinations	Registers	Registers
0XX	NULL (00)	NULL (00)
100	Read (10)	NULL (00)
101	Read (10)	Write (01)
110	NULL (00)	Write (01)
111	Write (01)	NULL (00)

These bits refer to registers A, B, C, D, E, H, L, SP-H & SP-L and because they are in total 9 registers we have a 4-bit address coming from the instruction decoder which passes through a logic decoder and the above outputs are ANDed with the decoder output to give the signal to the individual registers ~~the logic for A~~.



ALU:


Essentially the ALU needs to perform 4 operations and because the ALU is Combinational we don't actually need anything from the control word. The instruction that must be performed will directly originate from the instruction decoder, and it will always produce the output. But the flags will be changed and the result will be stored in the accumulator only when the accumulator write is activated ~~to~~ to read from the ALU. The control for the setting of flags will be discussed along with the elucidation of ~~the~~ Accumulator.

Accumulator:

Because the accumulator can be written both from the bus and through the ALU, we add another signal which need not be decoded and hence is represented by a bit in the control word itself. This bit is called the alu-wr.


Also to elaborate on the ALU control, there must be two bits in the instruction to decide which instruction the ALU must perform. So we directly connect these to the ALU as control. Also the 2 operations which we flags are ADD and SUB but both the instructions always use the Carry flag, so no control is required for that.

While the other instructions set all flags, the AND operation will not set the zero flag, so we can enable the Condition code register with "alu-wr OR ANA" where ANA represents the code for AND operation that is sent to the ALU.



INC/DEC

Assuming that we have only one block which performs both functions but only one at a time we have the following. We need two bits to control this piece of hardware, the inc-dec which controls what the block must do and the inc-dec_rd which allows it to write to the bus. The output of this block is also connected at the input of the SP and PC through muxes which we will see in a short while.



Program Counter

The program counter consists of two blocks. Each of it can read and write to 8BUS. Also as a 16bit register it can read from the incrementer, the 16BUS and also write to the 16BUS. In total the control signals required for the program counter is 6 as described below


In the figure there are 7 inputs but the enables of the register can be written in terms in terms of Sel1 and Sel2 as follows.

$$PCh\text{ ena} \leftarrow \text{sel1}.SP12.\text{ena} \text{ and}$$

$$PD\text{ ena} \leftarrow (\text{sel1} + \text{sel2}).\text{ena}$$

This is possible because of specific arrangements of the multiplexers and their inputs. For encoding this in control word we need 3 bits as follows

Bit Pattern of sel1	sel2	Pch-rd	Pd-rd	PC-rd	ena
000	000	000	000	000	0
001	000	000	000	000	0
010	000	000	000	100	0
011	000	000	100	000	0




Stack Pointer

We note that the stack pointer can only write to the 16BUS and not read from it. It can only read from the 8BUS and the INC/DEC block. Also as it was involved with the registers, it already had two enables for the individual 8 bit registers. So we add two multiplexers, another write enable signal, and the read enable signal.

Here the wr-enal and rd-enal refer to those which are derived from the instruction and the register part of the control word.

We have hence two bits in the control word for ena and sp-rd, because they can be separately enabled and disabled.



Temporary Registers and N


The block N is used in RST instruction where the value of N , is directly extracted from instruction decoder. Hence no special control signals are required by it.

Now for the temporary registers, we need a multiplexor to choose b/w the block N and the 8 bus and hence the relevant enable signals.

Also we need a read enable bit to allow if to write to the 16 BUS. All of this can be coded in 3 bits of the control word.

Bit Pattern to rd tol_ena tol_enq sel tol_rd tol_rd


abc	0	b	c	b,c	0	0
100	1	0	0	0	0	0
101	0	0	0	0	0	1
110	0	0	0	0	1	0



Data Input / Output (DIO)

This register has outputs at two buses and two inputs as well. Hence we need 4 control signals which can be encoded into 3 bits of the control store.

Bit pattern	dio-in_rd	dio-ex_rd	ena	sel
0xx	0	0	0	x
100	0	0	1	0
101	0	1	0	x
110	1	0	0	x
111	0	0	1	1



with this we are left with only 3 registers namely AD, IRF and IRE. But we note that these three need only one signal each because their outputs are always enabled and have only one input each. Hence we only need to control each register's enable.

This leads us finally to the control word structure as follows.

Control Word

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Regs	Acc	Acc	Inc/ Dec	Pc	SP	T0	DIO	AO	IRF	IRE	Type																

The type field tells what kind of branch must be performed next

Bit Pattern	Branch Type
00	SB
01	IB
10	BC
11	DB

the next address has already been written out previously.

Now we must fill up the control store
for all 32 states.

2012002 when Hico first got in contact with Nieuw
tent Stoen as R&B part and the other members
joined him because they were looking for a
good band members around the city so he
asked them to join him and they agreed
and they are writing some material and when
they finished writing material they started
to record some songs and the first song was
recorded at Studio 100 in Amsterdam and it
should be released.

bright orange)

2018.6.14
TUE 21 JUN 2018

closed and took off with my son and his brother and I went


Best wishes *and best*

38 03
31 13

The Control Word

States	Registers		A	INC/ DEC	PC			SP		T0			DIO			AO	IRF	IRE	Type		Next Address						
AM1	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	0	1	1	0	0	0	0	1		
AM2	0	0	0	0	0	1	0	1	0	0	0	1	0	1	1	0	0	0	0	1	1	0	0	0	1	0	
AM3	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	0	1	1	0	0	0	1	1	
AM4	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	1	0	0	0	0	0	X	X	X	X	X	
MVRR1	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	0	1	0	1	
MVRR2	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	1	0	1	X	X	X	X	X	
MVMR1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	1	0	0	0	1	1	
MVMR2	1	1	1	0	0	0	0	0	1	0	0	0	0	0	1	1	0	1	1	0	1	1	0	0	1	0	1
MVRM1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1	1	1	0	1	1	0	0	1	0	1
MVRM2	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	1	0	1	1	0	1	X	X	X	X	X	
MVIR1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	1	0	0	1	1	0	1	0	1	
MVIR2	1	1	1	0	0	0	1	0	1	0	0	0	0	0	1	1	0	0	0	0	1	1	0	1	1	0	0
MVIR3	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	1	1	0	0	1	0	1
LWRP1	1	1	1	0	0	0	0	0	1	0	0	1	1	0	0	0	0	1	1	0	1	1	0	1	1	1	0
LWRP2	1	1	0	0	0	0	1	0	1	0	0	0	0	1	0	0	0	0	0	1	0	1	X	X	X	X	X
LWR1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	0	0	1	1	0	0	1	1	1
SWR1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	1	1	1	0	0	0	1
SWR2	0	0	0	0	0	0	1	0	1	0	0	1	0	0	1	0	1	1	0	1	0	1	X	X	X	X	X
ALR1	1	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	1	1	0	0	1	0	1
ALI1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	1	0	0	1	1	1	0	1	0	0
ALI2	0	0	0	1	0	0	1	0	1	0	0	0	0	0	1	1	0	0	0	0	1	1	0	1	1	0	0
JMP1	0	0	0	0	0	0	1	1	0	0	0	1	0	0	0	0	0	1	1	0	1	1	0	0	1	0	1
CLU1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	1	1	1	0	0	1	1	1	0	1	1
CLU2	0	0	0	0	0	1	0	1	0	1	0	0	0	0	1	1	1	1	1	0	0	1	1	1	0	0	0
CLU3	0	0	0	0	0	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1
CLU4	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	1	1	0	0	1	0	1
RET1	0	0	0	0	1	1	0	0	0	1	0	0	0	0	0	1	0	0	1	0	0	1	1	1	0	1	1
RET2	0	0	0	0	1	0	1	1	1	0	0	0	0	0	0	1	1	0	0	0	0	1	1	1	1	0	0
RET3	0	0	0	0	1	1	0	0	0	1	0	0	0	0	0	1	0	0	1	0	0	1	1	1	1	0	1
RET4	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	1	1	1	0	1
RST1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	0	1	1
JMPC	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	0	1	0	1

Controller Organisation:



Branch Control.

The branch control is mainly controlled by the instruction decoder itself. The signal Z-C tells the branch control as to which flag to branch based on. The address to be jumped to is also supplied by the instruction decoder.

The default location to be branched to if the concerned flag is zero is taken directly from the prov. control word. But if the condition evaluates to true, the branch control provides the address as it gets it from A3 from the instruction decoder. This occurs for three instructions and hence the instruction decoder can be hard-coded with the branch addresses and the concerned flag using a look-up table kind of structure. This allows me to have a generic branch state which is used by all the three branch instructions.