Review

14 January 2019 20:34

Pipeline Hazards:

- Structural
 - o Hardware cannot support a combination of instr
 - o Bubbles
- Data
 - o Instr depends on result from a instr still in the pipeline
 - Forwarding
 - o Stall 'Slots' Compiler scheduling
- Control
 - o Delay between fetching instr and executing branches/jumps
 - o Early branch determination
 - o SMT.
 - Get a free cycle to decode branch
 - While executing other thread

Evaluating Pipeline designs:

- Influenced by
 - o Compiler scheduling
 - o Compiler instruction selection
 - o Application behavior
- Influences
 - o Number of instructions
 - o Number of registers needed
 - Number of stalls
 - Clock time

Temporal Locality:

 if an item is referenced, it will tend to be referenced again soon

Spatial Locality:

 If an item is referenced, items whose addresses are close by tend to be referenced soon

Cache:

- Tag, Index, Block Offset
- DM, N-Way set, fully associative
- LRU vs ran replacement
- Write Through vs Write Back
 - o WT buffer to L2\$
 - o WB dirty bit

Caches

18 January 2019 15:56

AMAT = HitTime + MissRate * MissPenalty

Reducing Miss Rate:

Misses:

- Compulsory
- Capacity
- Conflict

For same Capacity:

• Block size

- initial improvement due to spatial locality
- too large a block size wastes cache capacity - lower temporal
- Associativity
 - will increase hit rate, but increase hit time
 - higher AMAT as cache size increases
 - Solution
 - Way speculation
 - Victim Cache
 - □ For DM cache
 - □ access same time as L1
 - □ very small

Skewed-associative caches:

- use different indices in each way
 - o hash index bits
- costs
 - latency of hash
 - o LRU implementation

Hardware Prefetching

- Predict next data to be fetched
- Stream (FIFO) in parallel with cache
- On miss
 - o check prefetch stream
 - o avoid pollution
 - o needs extra mem BW

Compiler:

• software prefetching

- o load to register or cache
- o cost of issuing
- o superscalar has more issue BW
- o often, HW just as effective
- storage layout transformations
 - Merging arrays
 - Multidimension array match array layout to traversal order
- iteration space transformations
 - o Loop interchange (nested order)
 - Loop fusion
 - Blocking blocks of data vs rows/columns

Reducing Miss Penalty:

Write-Through - all the way Write Back - only cache

Write Miss

- · Allocate new cache line
 - o read to fill block first
- Non-Allocate
 - Send to level data currently stored at

Large blocks - early restart / critical word first

Non-blocking cache:

• continue to supply hits

Add a <u>second-level</u> Cache:

- $global_{miss_rate} = L1_{miss_rate} * L2_{miss_rate}$
- different multi-level inclusion strategies

Reduce Cache Hit time:

- avoid address translation for L1\$
- virtually-indexed, physically-tagged
- limits a direct mapped cache to page-size o increase via associativity

Dynamic Scheduling

18 January 2019 15:56

Advantages:

- Handles cases when dependencies unknown
- · Simplifies the compiler
- HW can run code intended for another pipeline

Issue Stage:

- In-order
- Begins Execution
- Split ID stage of 5-stage pipeline
 - Issue Stage
 - Decode
 - Check for structural hazards
 - Read Operands
 - Wait until no data hazards
 - Then read operands

Execution

- Out-of-order Execution
- Out-of-order Completion

Data Dependence:

- True Dependence
 - o Flow of data
 - o RAW
- Name Dependence
 - Can solve by renaming
 - o No flow of data
 - o Anti-Dependence
 - WAR
 - Output Dependence
 - WAW

Tomasulo's Algorithm:

- Goal
 - o Increase effective number of registers
 - Renaming in hardware
- Associate register with a changeable tag
- 1. Issue In Order
 - a. Feed Reservation Station
 - i. Source Operands
 - 1) Either Register Value
 - 2) Or Tag
 - ii. Free
 - 1) Avoid Structural Hazards
- 2. Execution Out of Order
 - a. on Functional Units
 - b. Might have to wait for value from CDB
- 3. Write Back
 - a. May complete out-of-order
 - b. Broadcast result on Common Data Bus
 - i. With Tag
 - ii. Goes to RS and/or Registers

Precise Interrupts: - ROB

- Tomsula's out-of-order completion
- Fix this with commit/retire stage
- Reorder buffer
 - o Instruction, tag, value
 - o In order
 - o Commits to commit-side registers
- On Branch
 - o If prediction correct
 - Continue
 - o Else
 - ROB entries trashed
 - Issue-side registers reset from commit-side
- Misprediction penalty
 - Shorter pipeline
- Store-load forwarding in ROB

RUU: Register Update unit

- Combined RS and ROB
 - o Tag slot in RUU
 - Operands can wait on Tags
- Sits Between Dispatch and Scheduler
 - o FUs write to RUU via CDB
- Connects to Commit

Branch Prediction

18 January 2019 15:57

1-bit BP Buffer

- lower bits of instruction address used as index
- taken / not-taken
- problem: in loop 2 mispredictions

n-bit BP Buffer

- add hysteresis
- 2ⁿ states half take, half not-taken
- increasing number of entries or n will only take us so far
- bad for branches which aren't highly biased to taken or not-taken

Local History:

· instruction address

Global History:

- taken not-taken history for all previouslyexecuted branches
- Compromise use m entries
 - o m-bit Branch History Register
 - o shift register

Correlating BP Buffer:

- (m,n) "gselect"
- ullet use m bits to select one of 2^m n-bit BHTs
- real programs have low correlation

Tournament Branch Predictor

- 2 predictors: one global, one local
- combine with a selector
 - o driven by a third predictor

Return Address Predictors

- function can be called from many locations
- hard to predict which address to return to
- save return address in a stack like buffer
 - o 8-16 entries
 - o catch jump for entries
 - o check if correct prediction on return
 - entries trashes by interrupts/other programs

Warm-up:

- Simple predictors re-learn fast
- · Sophisticated predictors re-lean more slowly
- **Selective** predictor chose simple until sophisticated warms up

Branch Target Buffer:

- indexed by lower PC bits
- if tag matches
 - value stored = predicted target address
- BTB can predict if current instruction will be a taken branch
 - without decoding instruction
- When a branch is committed
 - o update BTB
 - value = target address
 - tag = upper branch instruction address
 - can have extra n-bit predictor for each entry
- if done before commit
 - o can help with speculated instructions
- · done after
 - o BTB won't hold incorrect info

Predicated Execution:

- · instead of branch
 - o conditionally executed instructions
- reduce number of branches
 - \circ reduce number of *mis-predicted* branches

Dependencies

18 January 2019

21:10

There are four types:

• Data ("true") dependence: S1 δ S2

• OUT(S1) ∩ IN(S2) ⇒Anti dependence: S1 δ S2

• $IN(S1) \cap OUT(S2)$

• Output dependence: S1 δ° S2

OUT(S1) ∩ OUT(S2)

• Control dependence: S1 δ^c S2

("S1 must write something before S2 can read it")

("S1 must read something before S2 overwrites it") ("If S1 and S2 might both write to a location, S2 must write after S1")

 $\begin{array}{c} \textit{Statement} & - \textbf{\textit{S}}_{\textbf{\textit{X}}} \\ \textit{-instance} & S_{\textbf{\textit{X}}}^{I} \end{array}$

Dependence from earlier iteration: $S_X^I \delta_{<} S_X^J$

Loop-carried:

True dep: $\delta_<$

Anti-dep: $\bar{\delta}_<$

Respect order: δ_*

Same iteration of S: $\delta_{=}$

Parallel: EPIC/VLIW

18 January 2019

Lecture Notes Page 6

Side-channels / Vulnerabilities

09 March 2019

23:10

Parallel: GPU

18 January 2019

15:57

Vectors

09 March 2019 23:12

Multicore & Clusters

18 January 2019

15:57