Verilog Introduction LECTURE 14-15 DIGITAL DESIGN

SARANG DHONGDI

Introduction

- \bullet Verilog is Hardware Description Language (HDL) used to design digital systems.
- Most popular logic synthesis tools support Verilog HDL. This makes it the language of choice for designers.

Module

- Module are the building blocks of Verilog designs.
- Design hierarchy can be created by instantiating modules in other modules.
- Modules cannot contain definitions of other modules.

Basic Syntax of Module Definition

module module_name (list_of_ports);

input/output declarations;

data declarations;

operational statements;

endmodule

Data types

- · Verilog Language has two primary data types.
- **Nets** represents structural connections between components.
 - o Ex. "wire" Used for interconnection
 - o Ex. supplyo, supply1 power supply connections
- Registers represent variables used to store data.
- o Ex. reg, integer, time, real.

Primitive Gates


- Primitive logic gates (instantiations):
- o and G (out, in1, in2);
- nand G (out, in1, in2);or G (out, in1, in2);
- o nor G (out, in1, in2);
- o xor G (out, in1, in2);
- o xnor G (out, in1, in2);
- o not G (out1, in);
- o buf G (out1, in);

Circuit description Gate level modeling Dataflow modeling Behavioral modeling

Gate level modeling Logic gates can be used to design logic circuits Basic Logic gates defined by Verilog – Primitives not, and, or, xor, nand, nor, xnor, buf

Gate level modeling example

module Full_adder_G (S, Co, A, B, Ci);
output S, Co;
input A, B, Ci;
wire w1, w2, w3;
xor G1 (w1, A, B);
and G2 (w2, A, B);
xor G3 (S, w1, Ci);
and G4 (w3, w1, Ci);
or G5 (Co, w2, w3);
endmodule



Logic Values


Logic Value Meaning


o Logic-0, low, or FALSE


1 Logic-1, high or TRUE


X Unknown (or don't care),
uninitialized, contention

Z High impedance, floating









User Defined Primitives (UDPs) It is declared with the keyword primitive, followed by a name and port list. There can be only one output, and it must be listed first in the port list and declared with keyword output. There can be any number of inputs. The order in which they are listed in the input declaration must conform to the order in which they are given values in the table that follows.


User Defined Primitives (UDPs) The truth table is enclosed within the keywords table and endtable. The values of the inputs are listed in order, ending with a colon (;). The output is always the last entry in a row and is followed by a semicolon (;). The declaration of a UDP ends with the keyword endprimitive.

```
primitive UDP_1247 (S, A, B, Ci);
output S;
input A, B, Ci;
table
0000:0;
001:1;
010:1;
011:0;
110:0;
110:0;
111:1;
endtable
endprimitive
```

```
Full Adder using above UDPs


module FA_UDP (S, Co , A, B, Ci);
output S, Co;
input A, B, Ci;
UDP_3567 Carry (Co , A, B, Ci);
UDP_1247 Sum(S, A, B, Ci);
endmodule
```


Vector Statements Ports, wire and reg can be declared having multiple bit width. e.g. output [0:3] D wire [7:0] SUM Refer to individual bits or group of bits as follows: D[2] SUM[2:0]





```
module decoder_2x4_gates (D, x, y, enable );
output [0: 3] D;
input x,y;
input enable;
wire x_not,y_not, enable_not;
not
G1(x_not,x),
G2(y_not,y),
G3 (enable_not, enable);
nand
G4(D[0], x_not,y, enable_not),
G5(D[1], x_not, y, enable_not),
G6(D[2], x_y_not, enable_not),
G7(D[3], x, y, enable_not);
endmodule
```


Building hierarchical description of a design
 Top-down design
 Bottom-up design











	Datarion	mod	eling
Symbol	Operation	Symbol	Operation
+	binary addition		
_	binary subtraction		
&	bitwise AND	&&	logical AND
T	bitwise OR	11	logical OR
\wedge	bitwise XOR		
\sim	bitwise NOT	1	logical NOT
==	equality		
>	greater than		
<	less than		
{}	concatenation		
?:	conditional		

Operators

- It should be noted that a bitwise operator (e.g., &) and its corresponding logical operator (e.g., !) may produce different results, depending on their operand.
- If the operands are scalar the results will be identical; if the operands are vectors the result will not necessarily match.
- For example, ~ (1010) is (0101), and !(1010) is o. A binary value is considered to be logically true if it is not o.
- In general, use the bitwise operators to describe arithmetic operations and the logical operators to describe logical

- X = 4'b1010, Y = 4'b0000
- X | Y // bitwise operation. Result is 4'b1010 • X || Y // logical operation. Equivalent to 1 || 0. Result is 1.
- Examples of bitwise operators are shown below. X = 4'b1010, Y = 4'b1101 $\sim X / N$ Negation. Result is 4'b0101 $X \times Y / B$ itwise and. Result is 4'b1000 $X \mid Y / B$ itwise or. Result is 4'b1111

Dataflow modeling

• Identified by the keyword "assign".

assign a = b & c; $assign \, f[2] = c[o];$

- Forms a static binding between
 - The 'net' being assigned on the LHS,
 - * The expression on the RHS.
- The assignment is continuously active.
- Almost exclusively used to model combinational logic.

Dataflow modeling

- · A Verilog module can contain any number of continuous assignment statements.
- · For an "assign" statement,
 - -The expression on RHS may contain both "register" or "net" type
 - -The LHS must be of "net" type.
 - A net is declared explicitly by a net keyword (such as wire) or by declaring an identifier to be an output port.

Dataflow description of 2 to 4 line decoder

module decoder_2x4_df (output [0:3] D, input A, B, enable);

assign D[o] = !((! A) && (!B) && (! enable)),

D[1] = !(!A) && B && (! enable)),

D[2] = !(A && (!B) && (! enable)),

D[3] = !(A && B && (! enable));

endmodule

Full Adder

module Full_Adder_D (S, Co, A, B, Ci);

output S, Co;

input A, B, Ci;

assign S=(A&&B&&Ci) ||

((!A)&&(!B)&&Ci)||

((!A)&&B&&(!Ci))|| (A&&(!B)&&(!Ci));

assign Co =(A&&B)||(B&&Ci)||(A&&Ci);

endmodule

module binary_adder (output[3:0] Sum , output C_out , input [3: 0] A, B, input C_in); assign {C_out, Sum} = A+B+C_in; endmodule

```
module mag_compare (
output A_lt_B, A_eq_B, A_gt_B,
input [3: o] A, B
);

assign A_lt_B = (A < B);
assign A_gt_B = (A > B);
assign A_eq_B = (A = B);
endmodule
```

Use of conditional operator (?:)
condition? true-expression: false-expression;
assign OUT = select? A:B
Specifies the condition that
OUT = A, if select = 1.
Else OUT = B if select = 0.

module mux_2x1_df(m_out, A, B, select);
output m_out;
input A, B;
input select;
assign m_out = (select)? A : B;
endmodule

BEHAVIORAL MODELING Procedural assignment statements with keyword "always"

Behavioral Modeling

- Behavioral modeling represents digital circuits at a functional and algorithmic level.
- Behavioral descriptions use the keyword always, followed by an optional event control expression and a list of procedural assignment statements.
- The event control expression specifies when the statements will execute.
- The target output of a procedural assignment statement must be of the reg data type.
- · A reg data type retains its value until a new value is assigned.

The procedural assignment statements inside the always block are executed every time there is a change in any of the variables listed after the @ symbol.

```
module mux_2x1_beh (m_out, A, B, select);
output m_out;
input A, B, select;
reg m_out;

always @(A or B or select)
if (select == 1) m_out = A;
else m_out = B;
endmodule

Target output is declared both as output and reg.
```



```
module mux_4x1_beh (
output reg m_out,
input in_0, in_1, in_2, in_3,
input [1: 0] select
);

always @ (in_0, in_1, in_2, in_3, select)

case (select)
2'b00: m_out = in_0;
2'b01: m_out = in_0;
2'b10: m_out = in_2;
2'b11: m_out = in_3;
endcase
endmodule
```

```
Full Adder

module Full_Adder_B (S,Co, A, B, Ci);
output S, Co;
input A, B, Ci;
reg S, Co;

always @(A or B or Ci)
begin
{Co,S}=A+B+Ci;
end
endmodule
```



Verilog Test Bench

- · What is test bench?
- -A Verilog procedural block which executes only once.
- -Used for simulation.
- -Test bench generates clock, reset, and the required test vectors

How to Write Testbench?

- Create a dummy template
- -Declare inputs to the module-under-test (MUT) as "reg", and the outputs as "wire".
- -Instantiate the MUT.
- Initialization
- -Assign some known values to the MUT inputs.
- $\bullet \ Clock \ generation \ logic$
- -Various ways to do so.
- · May include several simulator directives
- -Like \$display, \$monitor, \$dumpfile, \$dumpvars, \$finish.

• \$display

- Prints text or variables to stdout.

- Syntax same as "printf".

• \$monitor


- Similar to \$display, but prints the value whenever the value of some variable in the given list changes.

• \$finish

- Terminates the simulation process.

• \$dumpvars

- Starts dumping all the signals to the specified file.



• In addition to employing the always statement, test benches use the initial statement to provide a stimulus to the circuit being tested. initial
begin

A = 0; B = 0;

#10 A = 1;

#20 A = 0; B = 1;
end
At time 0, A and B are set to 0.
Ten time units later, A is changed to 1.
Twenty time units after (at t=30), A is changed to 0 and B to 1.

```
Example

initial
begin
D = 3' booo;
repeat (7)
#10 D = D + 3' boo1;
end
```

```
module mux_21 (m_out, A, B, select);
output m_out;
input A, B;
input select;
assign m_out = (select)? A:B;
endmodule

module mux_21_tb;
wire mux_out_tb;
reg A_tb, B_tb;
reg select_tb;
parameter stop_time = 120;
```

```
mux_21 M1 (mux_out_tb, A_tb, B_tb, select_tb);

initial #stop_time $finish;

initial begin
    select_tb = 1; A_tb = 0; B_tb = 1;
    #10 A_tb = 1; B_tb = 0;
    #10 A_tb = 0; B_tb = 1;
    #10 A_tb = 0; B_tb = 1;
    end

initial
begin
    $monitor("time = ",$time, "select = %b A = %b B = %b Out = %b", select_tb, A_tb,
    B_tb, mux_out_tb);
    end
endmodule
```