

ICT4

Computer Architecture Experiment
MIPS Laboratory

Overview

- I. Introduction to MIPS
- II. MIPS programming model
- III. MIPSIT user guide

I. Introduction to MIPS

- **MIPS** (originally an acronym for **Microprocessor without Interlocked Pipeline Stages**)
- MIPS is a RISC (Reduced Instruction Set Computer) instruction set architecture (ISA) developed by **MIPS Technologies** (formerly MIPS Computer Systems, Inc.)
- In 1981, a team led by John L. Hennessy at Stanford University started work on what would become the first MIPS processor.
- Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64.

http://en.wikipedia.org/wiki/MIPS_architecture

Applications of MIPS processor

DVD players


Pioneer

DVR-57-H



Kenwood

HDV-810 Car Navigation System



Networking

3COM

3102 Business IP Phone



3COM

3106 Cordless Phone



Apple

Airport Extreme WLAN Access Points



Applications of MIPS processor

Portable Devices

Canon

EOS 10D Digital

JVC

GR-HD1



Sony Playstation PSX



CPU
Type:MIPS R4000 32bit Core
Clockspeed:333 MHz

CPU
Type:LSI/MIPS R3000A
Architecture:32 Bit
Clockspeed:33,8 MHz

Applications of MIPS processor

Residential and Small Office

Samsung

Digital Photo Frame



Sony

Media Server Vaio VGX-X90P



Pioneer

Pure Vision^U Plasma Television 43"

Pure Vision^U Plasma Television 50"



Sony

KDP-51WS550 High Definition TV

KDP-57WS550 High Definition TV

KDP-65WS550 High Definition TV



Hewlett Packard

Color Laser Jet 2500 Laser Printer



II. MIPS Programming Model

- Data Types
- Registers
- Instruction Formats
- MIPS Instruction
- Addressing Mode
- MIPS Assembly program
- MIPSIT

Data Types

Byte = 8 bits



Halfword = 2 bytes



Used only for floating-point data,
so safe to ignore in this course

Word = 4 bytes



Doubleword = 8 bytes



Quadword (16 bytes) also used occasionally

MiniMIPS registers hold 32-bit (4-byte) words. Other common data sizes include byte, halfword, and doubleword.

\$0	0	\$zero	
\$1		\$at	Reserved for assembler use
\$2		\$v0	Procedure results
\$3		\$v1	
\$4		\$a0	Procedure arguments
\$5		\$a1	
\$6		\$a2	
\$7		\$a3	
\$8		\$t0	Temporary values
\$9		\$t1	
\$10		\$t2	
\$11		\$t3	
\$12		\$t4	
\$13		\$t5	
\$14		\$t6	
\$15		\$t7	
\$16		\$s0	Operands
\$17		\$s1	
\$18		\$s2	
\$19		\$s3	
\$20		\$s4	
\$21		\$s5	
\$22		\$s6	
\$23		\$s7	
\$24		\$t8	More temporaries
\$25		\$t9	
\$26		\$k0	Reserved for OS (kernel)
\$27		\$k1	
\$28		\$gp	Global pointer Stack pointer Frame pointer Return address
\$29		\$sp	
\$30		\$fp	
\$31		\$ra	

Reserved for assembler use

Procedure results

Procedure arguments

Saved

Temporary values

Operands

Saved across procedure calls

More temporaries

Reserved for OS (kernel)

Global pointer
Stack pointer
Frame pointer
Return address

Saved

A 4-byte word sits in consecutive memory addresses according to the big-endian order (most significant byte has the lowest address)

Byte numbering:

When loading a byte into a register, it goes in the low end

Byte

Word

Double word

A doubleword sits in consecutive registers or memory locations according to the big-endian order (most significant word comes first)

Register Conventions

Figure 5.2
Registers and data sizes in MiniMIPS.

Instruction Formats

High-level language statement:


$a = b + c$

Assembly language instruction:

`add $t8, $s2, $s1`

Machine language instruction:

000000 10010 10001 11000 00000 100000
 ALU-type Register Register Register Unused Addition
 instruction 18 17 24 opcode



A typical instruction for MiniMIPS and steps in its execution.

MiniMIPS Instruction Formats




Figure 5.4 MiniMIPS instructions come in only three formats: register (R), immediate (I), and jump (J).

Simple Arithmetic/Logic Instructions

Add and subtract already discussed; logical instructions are similar

```

add    $t0, $s0, $s1    # set $t0 to ($s0) + ($s1)
sub    $t0, $s0, $s1    # set $t0 to ($s0) - ($s1)
and    $t0, $s0, $s1    # set $t0 to ($s0) ^ ($s1)
or     $t0, $s0, $s1    # set $t0 to ($s0) v ($s1)
xor    $t0, $s0, $s1    # set $t0 to ($s0) ⊕ ($s1)
nor    $t0, $s0, $s1    # set $t0 to ((($s0) v ($s1))')
  
```




Figure 5.5 The arithmetic instructions `add` and `sub` have a format that is common to all two-operand ALU instructions. For these, the `fn` field specifies the arithmetic/logic operation to be performed.

Arithmetic/Logic with One Immediate Operand

An operand in the range $[-32\,768, 32\,767]$, or $[0x0000, 0xffff]$, can be specified in the immediate field.

```
addi    $t0,$s0,61      # set $t0 to ($s0)+61
andi    $t0,$s0,61      # set $t0 to ($s0)^61
ori     $t0,$s0,61      # set $t0 to ($s0)|61
xori    $t0,$s0,0x00ff  # set $t0 to ($s0)⊕ 0x00ff
```

For arithmetic instructions, the immediate operand is sign-extended





Figure 5.6 Instructions such as `addi` allow us to perform an arithmetic or logic operation for which one operand is a small constant.

Load and Store Instructions



MiniMIPS `lw` and `sw` instructions and their memory addressing convention that allows for simple access to array elements via a base address and an offset (offset = $4i$ leads us to the i th word).

lw, sw, and lui Instructions

```
lw    $t0, 40($s3)    # load mem[40+($s3)] in $t0
sw    $t0, A($s3)     # store ($t0) in mem[A+($s3)]
                        # "($s3)" means "content of $s3"

lui   $s0, 61         # The immediate value 61 is
                        # loaded in upper half of $s0
                        # with lower 16b set to 0s
```




Figure 5.8 The `lui` instruction allows us to load an arbitrary 16-bit value into the upper half of a register while setting its lower half to 0s.

Initializing a Register

Example 5.2

Show how each of these bit patterns can be loaded into `$s0`:

```
0010 0001 0001 0000 0000 0000 0011 1101
1111 1111 1111 1111 1111 1111 1111 1111
```

Solution

The first bit pattern has the hex representation: `0x2110003d`

```
lui    $s0,0x2110      # put the upper half in $s0
ori    $s0,0x003d      # put the lower half in $s0
```

Same can be done, with immediate values changed to `0xffff` for the second bit pattern. But, the following is simpler and faster:

```
nor    $s0,$zero,$zero # because  $(0 \vee 0)' = 1$ 
```


5.5 Jump and Branch Instructions

Unconditional jump and jump through register instructions

```
j    verify           # go to mem loc named "verify"
jr   $ra              # go to address that is in $ra;
                      # $ra may hold a return address
```

\$ra is the symbolic name for reg. \$31 (return address)




Figure 5.9 The jump instruction j of MiniMIPS is a J-type instruction which is shown along with how its effective target address is obtained. The jump register (jr) instruction is R-type, with its specified register often being $\$ra$.

Conditional Branch Instructions

Conditional branches use PC-relative addressing

```
bltz $s1, L           # branch on ($s1) < 0
beq  $s1, $s2, L      # branch on ($s1) = ($s2)
bne  $s1, $s2, L      # branch on ($s1) ≠ ($s2)
```




Figure 5.10 (part 1) Conditional branch instructions of MiniMIPS.

Comparison Instructions for Conditional Branching

```

slt    $s1,$s2,$s3    # if ($s2)<($s3), set $s1 to 1
                        # else set $s1 to 0;
                        # often followed by beq/bne
slti   $s1,$s2,61     # if ($s2)<61, set $s1 to 1
                        # else set $s1 to 0
    
```



Figure 5.10 (part 2) Comparison instructions of MiniMIPS.

Compiling if-then-else Statements

Example 5.3

Show a sequence of MiniMIPS instructions corresponding to:

```
if (i<=j) x = x+1; z = 1; else y = y-1; z = 2*z
```

Solution

Similar to the “if-then” statement, but we need instructions for the “else” part and a way of skipping the “else” part after the “then” part.

```
    slt    $t0,$s2,$s1    # j<i? (inverse condition)
    bne    $t0,$zero,else # if j<i goto else part
    addi   $t1,$t1,1      # begin then part: x = x+1
    addi   $t3,$zero,1    # z = 1
    j      endif          # skip the else part
else:    addi   $t2,$t2,-1 # begin else part: y = y-1
        add    $t3,$t3,$t3 # z = z+z
endif:...
```

while Statements

Example

The simple while loop: `while (A[i]==k) i=i+1;`
Assuming that: `i`, `A`, `k` are stored in `$s1`, `$s2`, `$s3`

Solution

```
loop: add    $t1,$s1,$s1    # t1 = 4*i
      add    $t1,$t1,$t1    #
      add    $t1,$t1,$s2    # t1 = A + 4*i
      lw     $t0,0($t1)     # t0 = A[i]
      bne    $t0,$s3,endwhl #
      addi   $s1,$s1,1      #
      j      loop          #
endwhl: ...                #
```

switch Statements

Example

The simple switch

```
switch(test) {  
    case 0:  
        a=a+1; break;  
    case 1:  
        a=a-1; break;  
    case 2:  
        b=2*b; break;  
    default:  
}
```

Assuming that: test, a, b are
stored in \$s1, \$s2, \$s3

```
        beq    s1,t0,case_0  
        beq    s1,t1,case_1  
        beq    s1,t2,case_2  
        b      default  
case_0:  
        addi   s2,s2,1          #a=a+1  
        b      continue  
case_1:  
        sub    s2,s2,t1         #a=a-1  
        b      continue  
case_2:  
        add    s3,s3,s3         #b=2*b  
        b      continue  
default:  
continue:
```

The 20 MiniMIPS Instructions Covered So Far

Copy

Arithmetic

Logic

Memory access

Control transfer

Table 5.1

Instruction	Usage	op	fn
Load upper immediate	lui rt,imm	15	
Add	add rd,rs,rt	0	32
Subtract	sub rd,rs,rt	0	34
Set less than	slt rd,rs,rt	0	42
Add immediate	addi rt,rs,imm	8	
Set less than immediate	slti rd,rs,imm	10	
AND	and rd,rs,rt	0	36
OR	or rd,rs,rt	0	37
XOR	xor rd,rs,rt	0	38
NOR	nor rd,rs,rt	0	39
AND immediate	andi rt,rs,imm	12	
OR immediate	ori rt,rs,imm	13	
XOR immediate	xori rt,rs,imm	14	
Load word	lw rt,imm(rs)	35	
Store word	sw rt,imm(rs)	43	
Jump	j L	2	
Jump register	jr rs	0	8
Branch less than 0	bltz rs,L	1	
Branch equal	beq rs,rt,L	4	
Branch not equal	bne rs,rt,L	5	

Pseudoinstructions

- Pseudoinstructions means “fake instruction”
- Pseudoinstructions do not correspond to real MIPS instructions
- The assembler, that converts assembly language programs to machine code, would then translate pseudoinstructions to real instructions, usually requiring at least one or more instructions.
- Example:
 - **mov \$rt, \$rs** #Copy contents of register **s** to register **t**, $R[t] = R[s]$
=> real instruction: **addi \$rt, \$rs, 0**

5.6 Addressing Modes




Figure 5.11 Schematic representation of addressing modes in MiniMIPS.


Procedure & Stack

- Procedure call:


`jal (jump and link)`

- Return to call point


`jr $ra`




Stack




Stack



\$sp and \$fp



Example: \$sp and \$fp



III. MIPSIT User Guide

- MIPSIT IDE + MIPS Simulator
- MIPS assembly program


Introduce to MIPSIT Studio

- MIPSIT Studio: a tool to **edit**, **compile** and **simulate** programs based on MIPS instruction set.

Installation

- Extract MipsIt.rar to installed folder, “C:\MipsIt” for example. After this step, MipsIt folder will have following structure:
- MipsIt\bin: include execution files, such as
 - MipsIt.exe: an editor and compiler program
 - Mips.exe: a simulator program
 - MipsPipeS.exe: a simple pipeline simulator program
 - MipsPipeXL.exe: a more complicated pipeline simulator program
- ...
- MipsIt\include: include header files
- MipsIt\lib: include library files
- ...

IDE Basics




IDE Basics

- Files list
- Editor
- Compile, Build
- Upload to Simulator

The Simulator

- MIPS.exe



The Simulator

- CPU

View/modify the CPU registers.

- RAM

View/modify memory, also referred to as the MemView. This unit has most functions of all, for a more detailed description see below.

- Console

Standard input/output for programs that use it.

- I/O

Simulates the 8-bit I/O unit, with 8 switches and 8 LEDs.


- D-Cache/I-Cache

Views of the data and instruction caches.

- Interrupt


Simulates the interrupt unit, with buttons K1, K2 and the timer.

MIPSIT & MIPS




New project

- Add files



- Chú ý: lỗi compile
 - Kiểm tra File/Option
 - Mục Compiler executableTrở đến \$Root\MipsIT\bin\xgcc.exe
(Không chứa dấu cách)




MIPS assembly program

```
#include <iregdef.h>
.data
#declare variables
.text
.globl start
.ent start
start:
#main
.end start
.ent CTCon
CTCon:
#procedure
.end CTCon
```


Example: Hello World

```
#include <iregdef.h>
.data
test: .asciiz "Hello World"
.text
.set noreorder
.globl start
.ent start
start:
    la  a0,test      #load the address of test string to a0
    jal printf       #print test tring to console
.end start
```


Pipelined MIPS



Lab 3. Arithmetic & Logical Operation



Lab 4. Procedure Calls, Assignment 4. n! (stack with n=3)



Lab 5. Character string

- strcpy

Địa chỉ chuỗi y:
a1 = 800203c0

Registers

r0/zero=00000000	r1/at =00000000	r2/v0 =00000000	r3/v1 =0000
r4/a0 =800203d5	r5/a1 =800203c0	r6/a2 =00000000	r7/a3 =0000
r8/t0 =00000000	r9/t1 =800203c6	r10/t2 =00000061	r11/t3 =8002
r12/t4 =00000000	r13/t5 =00000000	r14/t6 =00000000	r15/t7 =0000
r16/s0 =00000006	r17/s1 =00000000	r18/s2 =00000000	r19/s3 =0000
r20/s4 =00000000	r21/s5 =00000000	r22/s6 =00000000	r23/s7 =0000
r24/t8 =00000000	r25/t9 =00000000	r26/k0 =00000000	r27/k1 =0000
r28/gp =00000000	r29/sp =800bbff4	r30/fp =800bc000	r31/ra =8002

pc =8002005c
bad va =00000000
i =00000000
mdlo =00000000
conf =0000
cus =00400000
cause =00000000
epc =0000

s0=6, x[6]=y[6]
Ký tự 'a'

Địa chỉ chuỗi x:
a0 = 800203d5

800203AC	03	E0	00	08	_init_sbrk()
800203B0	00	00	00	00	
800203B4	03	E0	00	08	_init_file()
800203B8	00	00	00	00	
800203BC	00	00	00	00	
800203C0	63	6F	70	79	y:	copy
800203C4	20	78	61	75		xau
800203C8	20	79	20	64		y d
800203CC	65	6E	20	78		en x
800203D0	61	75	20	78		au x
800203D4	00	63	6F	70	x:	.cop
800203D8	79	20	78	61		y xa
800203DC	00	00	00	00	
800203E0	00	00	00	00	
800203E4	00	00	00	00	
800203E8	00	00	00	00	
800203EC	00	00	00	00	
800203F0	00	00	00	00	
800203F4	00	00	00	00	
800203F8	00	00	00	00	
800203FC	00	00	00	00	
80020400	00	00	00	00	
80020404	00	00	00	00	
80020408	00	00	00	00	
8002040C	00	00	00	00	
80020410	00	00	00	00	
80020414	00	00	00	00	

s0=6, x[6]=y[6]
Ký tự 'a'

NOP

Gỡ trực tiếp ngăn nhớ giá trị
địa chỉ muốn xem. ví dụ:
800203c0 (chuỗi y)

```

L1:
add    t1,s0,a1      #address of y[i] in t1
lb     t2,0(t1)      #t2=y[i]
add    t3,s0,a0      #address of x[i] in t3
sb     t2,0(t3)      #x[i]=y[i]
beq    t2,zero,L2    #if y[i]==0, go to L2
nop
addi   s0,s0,1       #i=i+1
j      L1            #go to L1
nop
L2:
    
```