

28V, 0.5A Step-Down Converter with Sleep Mode

Check for Samples: TPS62175, TPS62177

FEATURES

- DCS-Control[™] Topology
- Input Voltage Range 4.75 to 28V
- Quiescent Current typ. 4.8µA (Sleep Mode)
- 100% Duty Cycle Mode
- Active Output Discharge
- Power Good Output
- Output Current of 500mA
- Output Voltage Range 1V to 6V
- Switching Frequency of Typically 1MHz
- Seamless Power Save Mode Transition
- Undervoltage Lockout
- Short Circuit Protection
- Over Temperature Protection
- Available in 2 x 3 mm 10-pin WSON Package

APPLICATIONS

- General 12V/24V Point Of Load Supply
- Ultra Mobile PC, Embedded PC
- Low Power Supply for Microprocessor
- High Efficiency LDO Alternative
- Industrial Sensors

DESCRIPTION


The TPS62175/7 is a high efficiency synchronous step-down DC-DC converter, based on the DCS-Control[™] topology.

With a wide operating input voltage range of 4.75 to 28V, the device is ideally suited for systems powered from multi cell Li-lon as well as 12V and even higher intermediate supply rails, providing up to 500mA output current.

The TPS62175/7 automatically enters Power Save Mode at light loads, to maintain high efficiency across the whole load range. As well, it features a Sleep Mode to supply applications with advanced power save modes like ultra low power micro controllers. The Power Good output may be used for power sequencing and/or Power On Reset.

The device features a typical quiescent current of 22uA in normal mode and 4.8uA in Sleep Mode. In Sleep Mode, the efficiency at very low load currents can be increased by as much as 20%. In shutdown mode, the shutdown current is less than 2uA and the output is actively discharged.

The TPS62175/7, available in an adjustable and a fixed output voltage version, is packaged in a small 2x3mm 10-pin WSON package.






Figure 1. Typical Application and Efficiency

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DCS-Control is a trademark of Texas Instruments. ARM Cortex is a trademark of ARM Limited.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)(2)

T _A	OUTPUT VOLTAGE (2)	PART NUMBER	PACKAGE	ORDERING	PACKAGE MARKING
40°C to 05°C	adjustable	TPS62175	10-Pin WSON	TPS62175DQC	62175
-40°C to 85°C	3.3 V	TPS62177	10-PIN WSON	TPS62177DQC	62177

- (1) For detailed ordering information please check the PACKAGE OPTION ADDENDUM section at the end of this datasheet.
- (2) Contact the factory to check availability of other output voltage or current limit versions.

ABSOLUTE MAXIMUM RATINGS(1)

		MIN	MAX	UNIT
	VIN	-0.3	30	V
Pin Voltage Range ⁽²⁾	EN, SW	-0.3	V _{IN} +0.3	V
rango	FB, PG, VOS, SLEEP, NC	-0.3	7	V
Power Good Sink Current	PG		10	mA
Temperature	Operating junction temperature, T _J	-40	125	°C
Range	Storage temperature, T _{stg}	-65	150	
EOD(3)	HBM Human body model		2	kV
ESD rating ⁽³⁾	CDM Charge device model		0.5	kV

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	TPS62175/7	LINUTO
	THERMAL METRIC**/		UNITS
θ_{JA}	Junction-to-ambient thermal resistance	61.6	
$\theta_{\text{JC(TOP)}}$	Junction-to-case(top) thermal resistance	65.5	
θ_{JB}	Junction-to-board thermal resistance	22.5	00/11/
Ψлт	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.4	
$\theta_{\text{JC(BOTTOM)}}$	Junction-to-case(bottom) thermal resistance	5.3	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Supply Voltage, V _{IN}	4.75	28	V
Operating free air temperature, T _A	-40	85	°C
Operating junction temperature, T _J	-40	125	°C

⁽³⁾ ESD testing is performed according to the respective JESD22 JEDEC standard.



ELECTRICAL CHARACTERISTICS

over free-air temperature range (T_A =-40°C to +85°C) and V_{IN} =4.75 to 28V. Typical values at V_{IN} =12V and T_A =25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V _{IN}	Input Voltage Range		4.75		28	V
I _Q	Operating Quiescent Current	EN=High, SLEEP=High, I _{OUT} =0mA, device not switching		22	36	μΑ
I _{Q_SLEEP}	Sleep Mode Quiescent Current	EN=High, SLEEP=Low, I _{OUT} =0mA, device not switching		4.8	10	μΑ
I _{SD}	Shutdown Current	EN=Low, current into VIN pin		1.5	5	μA
V _{UVLO}	Undervoltage Lockout	Rising Input Voltage	4.5	4.6	4.7	V
	Threshold	Falling Input Voltage		2.9		V
T _{SD}	Thermal Shutdown Temperature	Rising Junction Temperature		150		°C
	Thermal Shutdown Hysteresis			20		·C
CONTROL	(EN, PG, SLEEP)		·			
V _H	High Level Input Threshold Voltage (EN, SLEEP)		0.9			V
V _L	Low Level Input Threshold Voltage (EN, SLEEP)				0.3	V
I _{LKG_EN}	Input Leakage Current (EN)	EN=V _{IN}		5	300	nA
I _{LKG_SLEEP}	Input Leakage Current (SLEEP)	V _{SLEEP} = 3.3V		1.4		μΑ
V	Power Good Threshold	Rising (%V _{OUT})	93	96	99	%
V _{TH_PG}	Voltage	Falling (%V _{OUT})	87	90	93	/0
V_{OL_PG}	Power Good Output Low Voltage	I _{PG} = -2mA			0.3	V
I _{LKG_PG}	Input Leakage Current (PG)	V _{PG} = 5V		5	300	nA
POWER SV	VITCH					
D	High-Side MOSFET ON-Resistance	V _{IN} ≥ 6V		850	1430	mΩ
R _{DS(ON)}	Low-Side MOSFET ON-Resistance	V _{IN} ≥ 6V		320	530	mΩ
L	High-Side MOSFET	Normal Operation	800	1000	1200	mA
I _{LIMF}	Current Limit	Startup Mode	450	525	600	ША
OUTPUT						
V _{OUT}	Output Voltage Range (TPS62175)	$V_{IN} \ge V_{OUT}$	1		6	V
V_{REF}	Internal Reference Voltage			0.8		V
I _{OUT_SLEEP}	Output Current in Sleep Mode	SLEEP= Low, V _{OUT} =3.3V, L=10µH	15			mA
I _{LKG_FB}	Input Leakage Current (FB)	V _{FB} = 0.8V		1	100	nA

Copyright © 2012–2014, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS (continued)


over free-air temperature range (T_A =-40°C to +85°C) and V_{IN} =4.75 to 28V. Typical values at V_{IN} =12V and T_A =25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
		TPS62175 (adjustable	PWM Mode	PWM Mode			1.8	
		Vout), V _{IN} ≥ V _{OUT} +1V	Power Save Mode, L=10µH	$V_{OUT} \ge 2.5V$, $C_{OUT} = 22\mu F$	-1.8		3	
				$V_{OUT} < 2.5V$, $C_{OUT} = 44\mu F$	-1.8		3.7	
	Output Voltage Accuracy ⁽¹⁾		Sleep Mode, I _{OUT} ≤15mA	C _{OUT} =22µF, L=10µH	-1.6		2.9	%
V _{OUT}		TPS62177 (3.3V fixed	PWM Mode		-2		2	
		Vout)	Power Save Mode,	С _{ОUТ} =22µF, L=10µН	-2		2.9	
			Sleep Mode, I _{OUT} ≤15mA		-1.6		2.7	
	Output Discharge Resistance	EN=Low				175		Ω
	Load Regulation	V _{OUT} =3.3V, PWM mode	V _{OUT} =3.3V, PWM mode operation			0.02		%/A
	Line Regulation	V _{OUT} =3.3V, I _{OUT} = 500m	A, PWM mode operation	on		0.015		%/V

⁽¹⁾ The output voltage accuracy in Power Save and Sleep Mode can be improved by increasing the output capacitor value, reducing the output voltage ripple (see APPLICATION INFORMATION section).



DEVICE INFORMATION



TERMINAL FUNCTIONS

PIN	(1)		
NAME	NO.	1/0	DESCRIPTION
PGND	1		Power ground connection.
VIN	2	ı	Supply voltage for the converter.
EN	3	ı	Enable input (High=Enabled, Low= Disabled)
NC	4		This pin is recommended to be connected to AGND but can left be floating.
FB	5	ı	Voltage feedback of adjustable version. Connect resistive divider to this pin. It is recommended to connect FB to AGND for fixed voltage versions for improved thermal performance.
AGND	6		Analog ground connection.
PG	7	0	Output power good. (open drain, requires pull-up resistor)
SLEEP	8	ı	Sleep mode input (High=Normal Operation, Low=Sleep mode Operation). Can be operated dynamically during operation. If Sleep mode is not used, connect to VOUT.
sw	9	0	Switch node, connected to the internal MOSFET switches. Connect inductor between SW and output capacitor.
VOS	10	I	Output voltage sense pin and connection for the control loop circuitry.
Exposed Thermal Pad			Must be connected to AGND and PGND. Must be soldered to achieve appropriate power dissipation and mechanical reliability.

(1) For more information about connecting pins, see DETAILED DESCRIPTION and APPLICATION INFORMATION sections.

VOS

FΒ

175 ₹

ĒN -



VIN PG Soft Thermal PG control **UVLO** start Shtdwn HS lim comp EN* t_d=1ms control logic power gate SW NC control drive SLEEP* sleep control

FUNCTIONAL BLOCK DIAGRAM

* This pin is connected to a pull down resistor internally (see Detailed Description section).

direct control

compensation

error amplifier

ramp

comparato

timer ton, toff

AGND

Figure 2. TPS62175 (adjustable output voltage)

DCS - $Control^{TM}$

PGND






Figure 3. TPS62177 (fixed output voltage)



PARAMETER MEASUREMENT INFORMATION

List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
IC	28V, 0.5A Step-Down Converter, WSON	TPS62175DQC, Texas Instruments
L1	10uH, (4 x 4 x 1.2) mm	LPS4012, Coilcraft
Cin	2.2µF, 50V, Ceramic, 0805, X5R	Standard
Cout	22μF, 6.3V, Ceramic, 0805, X5R	Standard
R1	depending on Vout	
R2	depending on Vout	
R3	100kΩ, Chip, 0603, 1/16W, 1%	Standard





Figure 4. Measurement Setup


TYPICAL CHARACTERISTICS

Table of Graphs

	DESCRIPTION	FIGURE
Efficiency	vs Output Current, vs Input Voltage	5 - 20
Output voltage	vs Output current (Load regulation)	21
Output voltage	vs Input Voltage (Line regulation)	22
Cuitching Fraguency	vs Input Voltage	23
Switching Frequency	vs Output Current	24
Quiescent Current	vs Input Voltage	25, 26
Shutdown Current	vs Input Voltage	27
Power FET RDS(on)	vs Input Voltage (High-Side, Low-Side)	28, 29
Maximum Output Current	vs Input Voltage	30
	Sleep Mode Transition	31, 32
	Load Transient Response	33 - 38
	Line Transient Response	39, 40
Waveforms	Startup	41 - 43
wavelomis	Output Discharge	44
	Typical Operation (PWM Mode, Power Save Mode, Sleep Mode, Short Circuit)	45 - 52
	Triangular Load Sweep with Mode Transitions	53, 54











Figure 9. Vout=3.3V










Figure 8. Vout=5V (Sleep Mode)























Submit Documentation Feedback


Copyright © 2012–2014, Texas Instruments Incorporated


















Figure 21. Output Voltage Accuracy (Load Regulation)

Figure 22. Output Voltage Accuracy (Line Regulation)








Figure 24. Switching Frequency








Figure 25. Quiescent Current














1 iguie de maximum datpat durien




Figure 31. V_{IN}=12V, V_{OUT}=3.3V, lout=1mA

Figure 32. V_{IN}=12V, V_{OUT}=3.3V, lout=10mA




Figure 33. PWM Mode, V_{IN}=12V, V_{OUT}=3.3V, lout (200mA to 500mA)

Figure 34. PWM Mode, V_{IN} =12V, V_{OUT} =3.3V, lout (200mA to 500mA), rising edge






Figure 35. PWM Mode, $V_{\rm IN}$ =12V, $V_{\rm OUT}$ =3.3V, lout (200mA to 500mA), falling edge

Figure 36. Power Save Mode, $V_{\rm IN}$ =12V, $V_{\rm OUT}$ =3.3V, lout (50mA to 500mA)




Figure 37. Power Save Mode, $V_{\rm IN}$ =12V, $V_{\rm OUT}$ =3.3V, lout (50mA to 500mA), rising edge

Figure 38. Power Save Mode, $V_{\rm IN}$ =12V, $V_{\rm OUT}$ =3.3V, lout (50mA to 500mA), falling edge

www.ti.com




Figure 39. PWM Mode, V_{IN} (6V to 12V), lout=500mA

Figure 40. Power Save Mode, V_{IN} (6V to 12V), lout=10mA




Figure 41. PWM Mode, V_{IN}=12V, lout=250mA

Figure 42. Startup Current Limit, V_{IN} =12V, Rload=6.6 Ω






Figure 43. Sleep Mode, VIN=12V, lout=10mA

Figure 44. Output Discharge Function (Vout=3.3V, no load)




Figure 45. Typical Operation in PWM Mode, V_{IN} =12V, V_{OUT} =3.3V, lout=250mA

Figure 46. Typical Operation in Power Save Mode, V_{IN} =12V, V_{OUT} =3.3V, lout=75mA






Figure 47. Typical Operation in Power Save Mode, V_{IN}=12V, V_{OUT}=3.3V, lout=1mA

Figure 48. Typical Operation in Sleep Mode, V_{IN} =12V, V_{OUT} =3.3V, lout=1mA




Figure 49. Typical Operation in Power Save Mode, V_{IN} =12V, V_{OUT} =3.3V, lout=1mA (single pulse)

Figure 50. Typical Operation in Sleep Mode, V_{IN} =12V, V_{OUT} =3.3V, lout=1mA (single pulse)






Figure 51. Short circuit while running, V_{IN} =12V

Figure 52. Short circuit from startup, V_{IN} =12V




Figure 53. Triangular Load Sweep with Mode Transitions (Power Save Mode - PWM Mode - Power Save Mode), V_{IN} =12V, V_{OUT} =3.3V

Figure 54. Triangular Load Sweep with Mode Transitions (Power Save Mode - PWM Mode - Power Save Mode), V_{IN} =24V, V_{OUT} =3.3V



DETAILED DESCRIPTION

Device Operation

The TPS62175/7 synchronous switch mode power converters are based on DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control including an AC loop directly associated to the output voltage. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors. The DCS-ControlTM topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 1MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage. Fixed output voltage versions provide smallest solution size and lowest current consumption, requiring only 3 external components. An internal current limit supports nominal output currents of up to 500mA. The TPS62175/7 offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

Pulse Width Modulation (PWM) Operation

The TPS62175/7 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of about 1MHz. The switching frequency in PWM is set by an internal timer circuit. The frequency variation is controlled and depends on V_{IN} and V_{OUT} . The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM).

Power Save Mode Operation

The TPS62175/7's built in Power Save Mode is entered seamlessly, if the load current decreases. This secures a high efficiency in light load operation by keeping the on-time fixed and reducing the switching frequency by incorporating pause time. The device remains in Power Save Mode as long as the inductor current is discontinuous. The on-time, in steady-state PWM operation, can be estimated as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 1 \mu s \tag{1}$$

In case equation (1) yields a lower value, the device maintain an on-time of about 80ns to limit switching losses. This minimum on-time is used in Power Save Mode. While the peak inductor current in Power Save Mode can be approximated by:

$$I_{LPSM(peak)} = \frac{(V_{IN} - V_{OUT})}{L} \cdot t_{ON}$$
(2)

The switching frequency is calculated as follows:



$$f_{PSM} = \frac{2 \cdot I_{OUT}}{t_{ON}^2 \frac{V_{IN}}{V_{OUT}} \left[\frac{V_{IN} - V_{OUT}}{L} \right]}$$
(3)

Sleep Mode Operation

In Sleep Mode operation, the typical quiescent current is reduced from 22µA to 4.8µA to significantly increase the efficiency at load currents of typically less than 1mA (see Figure 1). It is designed to be enabled and disabled during operation by pulling the SLEEP pin High or Low by the host (processor). Ultra low power micro controllers in deep sleep or hibernating mode may set their output pins floating. Therefore, the TPS62175/7 have a pull-down resistor internally connected to the SLEEP pin, to keep a logic Low level, when the Sleep input signal goes High Impedance. But, if the Sleep signal goes directly from logic High to High Impedance, the low level detection must be ensured considering the leakage of the micro controller's Sleep signal. An external pull-down resistor, on the SLEEP pin, may be required. Connect the SLEEP pin to VOUT, not VIN, to disable Sleep Mode, because the pin's voltage rating is limited to 7V max.

The output voltage is regulated with a fixed switching scheme, using a fixed on-time of about twice the minimum on-time of Equation 1 (compare Figure 49 and Figure 50) and the minimum off-time. A new pulse is initiated once the output voltage falls below its regulation threshold. Sleep Mode is limited with its dynamic response and current capabilities. However, the device can deliver temporarily more than 15mA while still in Sleep Mode, to allow micro controllers to wake up and drive the Sleep signal High, exiting Sleep Mode.

Continuously operating with a too high current in Sleep Mode causes the output voltage to drop until the PG pin goes Low. As a safety feature, the device then returns to normal operation automatically, avoiding a complete collapse of Vout. Once the load current decreases again, the device re-enters Sleep Mode operation. Certainly, this is not a recommended operation mode and Sleep Mode should be entered/exited by using the SLEEP pin logic.

Sleep Mode is not entered until Softstart is complete.

100% Mode Operation

The duty cycle of the buck converter is given by D=Vout/Vin and increases as the input voltage comes close to the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch 100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal setpoint. This allows the conversion of small input to output voltage differences, e.g. for longest operation time of battery-powered applications.

The minimum input voltage to maintain output voltage regulation can be calculated as:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \left(R_{DS(on)} + R_L \right) \tag{4}$$

where

 I_{OUT} is the output current, $R_{DS(on)}$ is the $R_{DS(on)}$ of the high-side FET and

R_I is the DC resistance of the inductor used.

Enable/Shutdown (EN)

The device can be switched on/off by pulling the EN pin to High (operation) or Low (shutdown). If EN is pulled to High, the device starts operation after a delay of about 1ms (typ.). This helps to ensure a monotonic startup sequence, which makes the device ideally suited to control the power on sequence of micro controllers.

During Shutdown, the internal MOSFETs as well as the entire control circuitry are turned off and the current consumption is typically 1.5 μ A. The EN pin is connected via a 400k Ω pull-down resistor, keeping the logic level low, if the pin is floating.

www.ti.com

Output Discharge

The output is actively discharged through a 175Ω (typ.) resistor on the VOS pin when the device is turned off by EN. UVLO or thermal shutdown.

Softstart

The internal soft start circuitry controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high-impedance power sources or batteries. When EN is set to High and the device starts switching, V_{OUT} rises with a slope of typically 10mV/µs. The internal current limit is reduced to typically 525mA during startup. Thereby the output current is less than 500mA during that time (see Figure 42). The startup sequence ends, when device achieves regulation; then, the device runs with the full current limit of typically 1A, providing full output current.

The TPS62175/7 can monotonically start into a pre-biased output.

Current Limit And Short Circuit Protection

The TPS62175/7 devices are protected against heavy load and short circuit events. If a current limit situation is detected, the device switches off. The off time is maintained longer as the output voltage becomes lower. At heavy overloads the low side MOSFET stays on until the inductor current returns to zero. Then the high side MOSFET turns on again (see Figure 51 and Figure 52).

Power Good (PG)

The TPS62175/7 has a built in power good (PG) function to indicate that the output reached regulation. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor (to any voltage below 7V). It can sink 2mA of current and maintain its specified logic Low level of 0.3V. It is held Low when the device is turned off by EN, UVLO or thermal shutdown.

If the PG pin is not used, it may be left floating or connected to AGND.

Under Voltage Lockout (UVLO)

If the input voltage drops, the under voltage lockout function prevents misoperation by turning the device off. The under voltage lockout threshold is set to 4.6V (typically) for rising V_{IN} . To cover for possible input voltage drops, when using high impedance sources or batteries, the falling threshold is set to typically 2.9V, allowing monotonic startup sequence under such conditions. For input voltages below the minimum VIN of 4.75V and above the falling UVLO threshold of 2.9V, the device still functions with a current limit and regulation capability but the electrical characteristics are no longer specified.

Thermal Shutdown

The junction temperature (Tj) of the device is monitored by an internal temperature sensor. If Tj exceeds 150°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes Low. When Tj decreases below the hysteresis amount, the converter resumes normal operation, beginning with Soft Start. To avoid unstable conditions, a hysteresis of typically 20°C is implemented on the thermal shutdown temperature.



APPLICATION INFORMATION

Programming The Output Voltage

While the output voltage of the TPS62175 is adjustable, the TPS62177 is programmed to a fixed output voltage of 3.3V. For the fixed output voltage version, the FB pin is pulled low internally by a $400k\Omega$ resistor. It is recommended to connect the FB pin to AGND to improve thermal resistance. The adjustable version can be programmed for output voltages from 1V to 6V by using a resistive divider. The voltage at the FB pin is regulated to 800mV. The value of the output voltage is set by the selection of the resistive divider from Equation 5. It is recommended to choose resistor values which allow a current of at least 5uA. Lower resistor values are recommended to increase noise immunity. For applications requiring lowest current consumption, the use of the fixed output voltage version is recommended.

$$R_1 = R_2 \quad \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \tag{5}$$

As a safety feature, the device clamps the output voltage at the VOS pin to typically 7.4V, if the FB pin gets opened.

External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. The TPS62175/7 is optimized to work within a wide range of external components. The LC output filter's inductance and capacitance have to be considered together, creating a double pole that is responsible for the corner frequency of the converter. Table 1 shows the recommended output filter components.

Table 1. Recommended LC Output Filter Combinations (1)

	10μF	22µF	47μF	100μF	200μF	400μF
6.8µH						
10µH		√(2)	√	√	√	
22µH				√	√	
33µH						

⁽¹⁾ The values in the table are nominal values. Variations of typically ±20% due to tolerance, saturation and DC bias are assumed.

Output Filter And Loop Stability

The TPS62175/7 devices are internally compensated and are stable with LC output filter combinations recommended in Table 1. Further information on other values and loop stability can be found in SLVA543.

Inductor Selection

The inductor selection is determined by several effects like inductor ripple current, output ripple voltage, PWM-to-Power Save Mode transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 6 and Equation 7 calculate the maximum inductor current under static load conditions.

$$I_{L(\text{max})} = I_{OUT(\text{max})} + \frac{\Delta I_{L(\text{max})}}{2} \tag{6}$$

⁽²⁾ This LC combination is the standard value and recommended for most applications. For output voltages of ≤2V, an output capacitance of at least 2x22uF is recommended.



$$\Delta I_{L(\text{max})} = \frac{V_{OUT}}{\eta} \cdot \left(\frac{1 - \frac{V_{OUT}}{V_{IN(\text{max})} \cdot \eta}}{L_{(\text{min})} \cdot f_{SW}} \right)$$
(7)

where

 ΔI_L is the Peak to Peak Inductor Ripple Current, η is the converter efficiency (see efficiency figures), L(min) is the minimum inductor value and

f_{SW} is the actual PWM Switching Frequency.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to cover possible load transient overshoot. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and solution size as well. The following inductors have been tested with the TPS62175/7:

Table 2. List of Inductors

Туре	Inductance [µH]	Current [A] ⁽¹⁾	DCR [mΩ]	Dimensions [L x B x H]	MANUFACTUR ER
LPS4012-103MLC	10μH, ±20%	1.1A	350 (max)	4.0 x 4.0 x 1.2	Coilcraft
LPS4018-103MLC	10μH, ±20%	1.3A	200 (max)	4.0 x 4.0 x 1.8	Coilcraft
VLS4012ET-100M	10μH, ±20%	0.99A	190 (typ)	4.0 x 4.0 x 1.2	TDK
VLCF4020T-100MR85	10μH, ±20%	0.85A	168 (typ)	4.0 x 4.0 x 2.0	TDK
74437324100	10μH, ±20%	1.5 A	215 (typ)	4.5 x 4.1 x 1.8	Wuerth
744025100	10μH, ±20%	1.0A	190 (max)	2.8 x 2.8 x 2.8	Wuerth
IFSC-1515AH-01	10μH, ±20%	1.3A	135 (typ)	3.8 x 3.8 x 1.8	Vishay
ELL-4LG100MA	10μH, ±20%	0.8A	200 (typ)	3.8 x 3.8 x 1.8	Panasonic

⁽¹⁾ I_{RMS} at 40°C rise or I_{SAT} at 30% drop.

Output Capacitor

The recommended value for the output capacitor is 22uF. To maintain low output voltage ripple during large load transients, for output voltages below 2V, 2x 22µF is recommended. The architecture of the TPS62175/7 allows the use of ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended with an X7R or X5R dielectric. Larger capacitance values have the advantage of smaller output voltage ripple and a tighter DC output accuracy in Power Save Mode.

Note: In Power Save Mode, the output voltage ripple and accuracy depends on the output capacitance and the inductor value. The larger the capacitance the lower the output voltage ripple and the better the output voltage accuracy. The same relation applies to the inductor value.

Input Capacitor

Typically, 2.2µF is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage during transient events and also decouples the converter from the supply. A low ESR, multilayer, X5R or X7R dielectric, ceramic capacitor is recommended for best filtering and should be placed between VIN and PGND as close as possible to those pins.



NOTE

DC Bias effect: High capacitance ceramic capacitors have a DC Bias effect, which has a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

Layout Considerations

The input capacitor needs to be placed as close as possible to the IC pins (VIN, PGND). The inductor should be placed close to the SW pin and connect directly to the output capacitor - minimizing the loop area between the SW pin, inductor, output capacitor and PGND pin. Also, sensitive nodes like FB and VOS should be connected with short wires, not nearby high dv/dt signals (e.g. SW). The feedback resistors, R_1 and R_2 , should be placed close to the IC and connect directly to the AGND and FB pins.

A proper layout is critical for the operation of a switch mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS62175/7 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity. See Figure 55 for the recommended layout of the TPS62175, which is implemented on the EVM. Information can be found in the EVM Users Guide, SLVU743. Alternatively, the EVM Gerber data are available for download here, SLVC453.




Figure 55. Layout Example

The Exposed Thermal Pad must be soldered to AGND and on the circuit board for mechanical reliability and to achieve appropriate power dissipation.

www.ti.com

THERMAL INFORMATION

The TPS62175/7 is designed for a maximum operating junction temperature (T_j) of 125°C. Therefore the maximum output power is limited by the power losses. Since the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, it's recommended to use top layer metal to connect the device with wide and thick metal lines (see Figure 55 above). Internal ground layers can connect to vias directly under the IC for improved thermal performance.

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note (SZZA017), and (SPRA953).



Typical Applications




Figure 56. 5V/0.5A Power Supply




Figure 57. 3.3V/0.5A Power Supply




Figure 58. 2.5V/0.5A Power Supply






Figure 59. 1.8V/0.5A Power Supply




Figure 60. 1.2V/0.5A Power Supply




Figure 61. 1V/0.5A Power Supply



Application Examples

Micro Controller Power Supply

The TPS6215/7 can be used advantageously as the power supply rail for micro-controllers with low current power save modes. Figure 62 shows the connection of TPS62177 to the Tiva C Series TM4C123x ARM Cortex™ - M4 MCUs (TM4C123x MCUs), using its Hibernate Mode signal to control Sleep Mode operation. More information is found in the Application Report SPMA066.




Figure 62. Micro-Controller Power Supply with Sleep Mode

Inverting Power Supply

The TPS62175/7 can be used as inverting power supply by rearranging external circuitry as shown in Figure 63. As the former GND node now represents a voltage level below system ground, the voltage difference between V_{IN} and V_{OUT} has to be limited to the maximum operating voltage of 28V.




Figure 63. Inverting Buck-Boost Converter

More information about using TPS62175 as inverting buck-boost converter can be found in the Application Note SLVA542.






REVISION HISTORY

Changes from Revision A (November 2012) to Revision B	Page
Added to SLEEP description in TERMINAL FUNCTIONS table	5
Changed Sleep Mode Operation section	20
Changed Micro Controller Power Supply section information and Figure 62	28
Changed Figure 63	28
Changes from Original (October 2012) to Revision A	Page
Added Startup Mode to High-Side MOSFET Current Limit in ELECTRICAL CHARACTERISTICS	3
Changed Table 1	22



QFN (PLASTIC QUAD FLATPACK-NO LEAD)




NOTES:

DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS IN PARENTHESIS ARE FOR REFERENCE ONLY.
 THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
 THE PACKAGE THERMAL PAD MUST BE SOLDERED TO THE PRINTED CIRCUIT BOARD FOR THERMAL AND MECHANICAL PERFORMANCE.

4. R-PWSON-N10.




QFN (PLASTIC QUAD FLATPACK-NO LEAD)



NOTES: 1. FOR PCB LAYOUT AND ASSEMBLY CONSIDERATIONS PLEASE REFER TO SLUA271 APPLICATION REPORT AVAILABLE AT www.ti.com.



QFN (PLASTIC QUAD FLATPACK-NO LEAD)







19-Jul-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS62175DQCR	ACTIVE	WSON	DQC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	62175	Samples
TPS62175DQCT	ACTIVE	WSON	DQC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	62175	Samples
TPS62177DQCR	ACTIVE	WSON	DQC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	62177	Samples
TPS62177DQCT	ACTIVE	WSON	DQC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	62177	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

19-Jul-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Dec-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62175DQCR	WSON	DQC	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62175DQCT	WSON	DQC	10	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62177DQCR	WSON	DQC	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62177DQCT	WSON	DQC	10	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 16-Dec-2013



*All dimensions are nominal

7 til difficiono di c fictimidi								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS62175DQCR	WSON	DQC	10	3000	210.0	185.0	35.0	
TPS62175DQCT	WSON	DQC	10	250	210.0	185.0	35.0	
TPS62177DQCR	WSON	DQC	10	3000	210.0	185.0	35.0	
TPS62177DQCT	WSON	DQC	10	250	210.0	185.0	35.0	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

OMAP Applications Processors www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity