

# Content

ASIC Physical Design Flow	4
Setting Constraints	5
Synthesis	7
Formal Verification (Post-Syn)	11
Floor Planning	12
Power Planning	13
Power Planning	14
Placement	16
Placement	17
Clock Tree Synthesize	19
Routing	22
Chip Finishing.	25


## **I2C** protocol Introduction

The I2C (Inter-Integrated Circuit) protocol is a serial communication protocol that allows multiple "peripheral" digital integrated circuits ("chips") to communicate with one or more "controller" chips.

### Here are some key features of the I2C protocol:

- 1. Two-Wire Interface: I2C only uses two wires to transmit data between devices: SDA (Serial Data) and SCL (Serial Clock).
- 2. Multiple Masters and Slaves: With I2C, you can connect multiple slaves to
- a single master, and you can have multiple masters controlling single, or multiple slaves.
- 3. Addressing: Each slave device has a unique address. When the master wants to communicate with a specific slave, it sends the address of that slave to all connected devices. Only the slave with the matching address will respond.
- 4. Synchronous: Like SPI, I2C is synchronous, meaning the output of bits is synchronized to the sampling of bits by a clock signal shared between the master and the slave.
- 5. Data Frames: Data is transferred in messages, which are broken up into frames of data. Each message has an address frame that contains the binary address of the slave, and one or more data frames that contain the data being transmitted.

I2C is commonly used in low-speed devices like microcontrollers, EEPROMs, A/D and D/A converters, I/O interfaces, and other similar peripherals in embedded systems.



# **Setting Constraints**

The constraints focus on defining clock periods, delays, clock jitter, and environment parameters like load capacitance and transition limits. These ensure correct timing analysis for the design while excluding false paths on asynchronous reset signals.

## Steps for Design Constraints

lr	
Step	Explanation
Define Master Clock	Set the main clock for the design (e.g., wb_clk_i).
Define Clock Period	Set the clock period, starting with 1.111 ns.
Define I/O Delay Ratios	Set maximum and minimum input/output delay ratios.
Define I/O Delay	Calculate the maximum and minimum input/output delays.
Define Clock Jitter	Set clock uncertainty as 5% of the clock period.
Define Environment Parameters	Set load capacitance, transition, and fanout constraints.
Create Master Clock	Create the clock with the defined period and apply to ports.
Set Clock Uncertainty	Define setup and hold uncertainties for the clock.
Set I/O Delays	Set maximum and minimum input/output delays on relevant ports.
Set Load Constraints	Apply load capacitance to all output signals.
Set Signals Transitions	Define maximum and input transitions for signals.
Set False Path	Mark arst_i as a false path to avoid timing checks.
Prevent Optimization	Set the clock and reset signals as non-optimizable.

#### **Design Constraints**

#### 1- Define Parameters

- Master Clock: set MASTER CLK "wb clk i", Clock Period: set CLK PER 1.111
- I/O Delay Ratios:
  - o set MAX IN DELAY 0.2
  - o set MAX OUT DELAY 0.2
  - o set MIN\_IN\_DELAY 0.2
  - o set MIN OUT DELAY 0.2
- I/O Delay:
  - o set max in delay [expr \$CLK PER \* \$MAX IN DELAY]
  - o set min\_in\_delay [expr \$CLK\_PER \* \$MIN\_IN\_DELAY]
  - o set max out delay [expr \$CLK PER \* \$MAX OUT DELAY]
  - o set min\_out\_delay [expr \$CLK\_PER \* \$MIN\_OUT\_DELAY]
- Clock Uncertainties: set CLK JITTER [expr \$CLK PER \* 0.05]
- Environment Parameters:
  - o Load Capacitance: set CAP LOAD 50
  - o Max Transition: set MAX TRANSITION [expr \$CLK PER \* 0.15]
  - o **Input Transition**: set INPUT TRANSITION [expr \$CLK PER \* 0.03]
- Max Fanout: set MAX FANOUT 10


#### 2- Define Constraints

- Create Master Clock:
  - o create clock -name \$MASTER CLK -period \$CLK PER [get ports wb clk i]
- Create Clock Uncertainties:
  - o set clock uncertainty -setup \$CLK JITTER [get clocks \$MASTER CLK]
  - o set\_clock\_uncertainty -hold \$CLK\_JITTER [get\_clocks \$MASTER\_CLK]
- I/O Delays:
  - set\_input\_delay -max \$MAX\_IN\_DELAY -clock \$MASTER\_CLK [remove from collection [all inputs] [get ports {wb clk i wb rst i arst i}]]
  - o set\_input\_delay -min \$MIN\_IN\_DELAY -clock \$MASTER\_CLK [remove from collection [all\_inputs] [get\_ports {wb\_clk\_i wb\_rst\_i arst\_i}]]
  - o set\_output\_delay -max \$MAX\_OUT\_DELAY -clock \$MASTER\_CLK [remove\_from\_collection [all\_outputs] [get\_ports {wb\_clk\_i wb\_rst\_i arst\_i}]]
  - o set\_output\_delay -min \$MIN\_OUT\_DELAY -clock \$MASTER\_CLK [remove from collection [all outputs] [get ports {wb clk i wb rst i arst i}]]
- Load Constraints: set load \$CAP LOAD [all outputs]
- Signal Transitions:
  - o set\_input\_transition \$INPUT\_TRANSITION [remove\_from\_collection [all\_inputs] [get\_ports {wb\_clk\_i wb\_rst\_i arst\_i}]]
  - o set\_max\_transition \$MAX\_TRANSITION [remove\_from\_collection [all\_inputs] [get ports {wb clk i wb rst i arst i}]]


# **Synthesis**

## Blocks in design vision


## 1-I2C Top




## 2-byte controller



## 3- bit controller



## 4- I2C Top gate level



## Reports

### 1-QoR

\* Report : gor Design : i2c master top Version: G-2012.06-SP2 Date : Thu Sep 13 13:37:51 2018 \* Timing Path Group 'wb clk i' \* Levels of Logic: 16.00
Critical Path Length: 1.00
Critical Path Slack: 0.02 Critical Path Stack: 8.82
Critical Path Clk Period: 1.11
Total Negative Slack: 8.88
No. of Violating Paths: 8.88
Worst Hold Violation: 8.88
Total Hold Violation: 8.88 No. of Hold Violations: 0.00 Cell Count Hierarchical Cell Count: 4
Hierarchical Port Count: 146
Leaf Cell Count: 687
Buf/Inv Cell Count: 116
CT Buf/Inv Cell Count: 0
Combinational Cell Count: 534
Sequential Cell Count: 153
Macro Count: 0 ........... Macro Count: - 0 Area Combinational Area: 558.866002 Noncombinational Area: 810.502022 Buf/Inv Area: 62.510001 Net Area: 0.000000 Cell Area: 1369.368025 Design Area: 1369.368025 Design Rules .......... Total Number of Nets: 811 Nets With Violations: 0 May Trace Walstians:

### 2-Setup Report


Startpoint: byte controller/bit controller/c state reg[8] (rising edge-triggered flip-flop clocked by wb clk i) Endpoint: byte\_controller/bit\_controller/c\_state\_reg[13] (rising edge-triggered flip-flop clocked by wb clk i) Path Group: wb clk i Path Type: max Des/Clust/Port Wire Load Model Library i2c master top 5K hvratio 1 1 NangateOpenCellLibrary ss0p95vn40c Point Path Incr clock wb\_clk\_i (rise edge) 0.00 0.00 clock network delay (ideal) 0.00 byte controller/bit controller/c state reg[8]/CK (DFFR X1) 0.00 0.00 r byte\_controller/bit\_controller/c\_state\_reg[8]/Q (DFFR\_X1) 0.08 0.08 f byte controller/bit controller/U77/ZN (NOR2 X1) 0.06 0.14 r byte controller/bit controller/U182/ZN (AND3 X1) 0.21 r byte controller/bit controller/U200/ZN (NAND4 X1) byte controller/bit controller/U218/ZN (INV XI) 0.04 0.25 f 0.04 0.29 r byte\_controller/bit\_controller/U113/ZN (AND3 X1) 0.06 0.36 r byte controller/bit controller/U201/ZN (NAND4 X1) 0.05 0.40 f byte controller/bit controller/U216/ZN (AND4 X1) 0.45 f 0.04 byte controller/bit controller/U219/ZN (NAND4 X1) byte controller/bit controller/U221/ZN (NOR4 X1) 0.03 0.48 r 0.04 0.52 f byte\_controller/bit\_controller/U220/ZN (OAI21 X4) 0.10 0.62 r byte controller/bit controller/U10/ZN (INV X1) 0.06 0.68 f byte controller/bit controller/U13/ZN (NOR2 X1) 0.73 r 0.05 byte controller/bit controller/U5/ZN (INV XI) byte controller/bit controller/U31/ZN (NOR3\_XI) 0.07 0.80 f 0.10 0.98 r byte\_controller/bit\_controller/U167/ZN (NAND4 X1) 0.06 0.95 f byte controller/bit controller/U87/ZN (OAI21 X1) 0.03 0.99 r byte controller/bit controller/c state reg[13]/D (DFFR X1) 0.01 1.00 r data arrival time 1.00 clock wb clk i (rise edge) 1.11 1.11 clock network delay (ideal) 0.00 1.11 clock uncertainty -0.06 1.06 byte\_controller/bit\_controller/c\_state\_reg[13]/CK (DFFR\_X1) 0.00 1.06 r library setup time -0.04 1.02 data required time 1.02 data required time 1.82 data arrival time -1.08 slack (MET)

## Formal Verification (Post-Syn)

### 1- Unverified points




### 2- Failing Points



# 

167 Passing compare points:

#### **GUI**



## **Floor Planning**

### 1. Core Utilization

Definition: Core utilization refers to how efficiently the core area of the die is used for placing standard cells and macros.

For this design, assume core utilization = 0.6 (60%).

This means that 60% of the core area is reserved for placing standard cells, while 40% is reserved for routing and any buffer insertion during optimization stages.


### 2. IO Spacing

Definition: IO spacing determines the spacing between IO pads or pins around the perimeter of the die.

For this design, assume IO spacing =  $20\mu m$ .

This means the IO pads are placed 20µm apart from each other.


**GUI** after floor planning



## GUI after floor planning with site rows creation



Site rows flipped orientation (Vertically abutment)



## **Power Planning**

**Definition**: Power planning ensures that the design has a reliable and efficient power distribution network, including power rings and meshes.

### **Power Rings:**

- Configuration: Define power rings for VDD and VSS around the core with set\_fp\_rail\_constraints -set\_ring -nets {VDD VSS} horizontal\_ring\_layer {metal5 metal7} -vertical\_ring\_layer {metal6 metal8}.
- Spacing: Set ring spacing to 0.8μm with -ring\_spacing 0.8 and offset to 0.8μm with -ring offset 0.8.

#### **Power Mesh:**

• Layers and Constraints: Configure power mesh on multiple metal layers with set\_fp\_rail\_constraints -add\_layer -layer metal8 -direction vertical -max\_strap 20 -min\_strap 10 -min\_width 0.5 -spacing minimum and similar settings for other layers.

#### **Virtual Power Pads:**

• Placement: Create virtual power pads around the die edges for VDD and VSS with create\_fp\_virtual\_pad -net VDD -point "{i die\_lly}" and similar commands for other edges.

#### **Analysis:**


• IR Drop Analysis: Perform IR drop analysis with analyze\_fp\_rail -nets {VDD VSS} -power\_budget 500 -voltage\_supply 1.1, ensuring the max IR drop is within limits (e.g., 22mV).


### **Final Steps:**

• Tap Cells: Add well tap cells to avoid latch-up violations with add\_tap\_cell\_array -master TAP -distance 20 -pattern stagger\_every\_other\_row.


# **Power Planning**

GUI (P/G)





## Rails



## Analyze IR drop

Target Value: Ensure that the IR drop across the power grid is 2% of the operating voltage (e.g., for a 1V power supply, the maximum allowable IR drop is 20mV).

```
1
icc_shell> ## Analyze IR-drop; Modify power network constraints and re-synthesize, as needed.
icc_shell> ## Max IR is 2% of Nominal Supply. In our case, 0.02 x 1.1v= 22mv
icc_shell> commit_fp_rail
Committing the synthesized power plan ...
Done with committing opwer plan...
```

### Target Vs synthesized

```
Target IR drop : 22.00 mV
Net name : VDD
IR drop of the synthesized net : 13.42 mV
Core ring segment: Horizontal: metal7, Width: 1.0000 microns
Core ring segment: Vertical: metal8, Width: 1.0000 microns
Layer: metal8, Direction: Vertical, # of Straps: 13, PG spacing
The maximum width of straps: 0.5000 microns
The average width of straps: 0.5000 microns
Layer: metal7. Direction: Horizontal. # of Straps: 13. PG spacing
```

### Well Tap Insertion

Well tap cells are inserted using the TAP cell type with applied every other row to prevent latch-up and DRC violations.

For this design, assume distance of 20 units between taps and a staggered pattern

### **Ensuring distance**



## **Placement**

**Definition**: Placement involves positioning standard cells within the core area to optimize for area, performance, and power.

#### Checks:

• **Pre-Placement Checks**: Verify design readiness with <a href="mailto:check\_design">check\_design</a> -stage pre placement and <a href="mailto:check\_design">check\_placement</a>.

#### **Constraints:**

- Utilization: Set core utilization to 0.6 with set core utilization -util 0.6.
- Row Spacing: Configure standard cell row spacing with set\_row\_spacing spacing 50µm.

### **Placement Strategy:**

• Standard Cell Placement: Place standard cells uniformly within the core area, ensuring a 10µm spacing between rows with place cells -spacing 10µm.

### **Analysis:**


• Reports: Generate placement reports with report\_placement -summary and report\_utilization.

#### **Additional Actions:**

• **Optimization**: Perform placement optimization with optimize\_placement -all to minimize wire lengths and improve timing.


## **Placement**

## Placed Design





## **Congestion Map**



## Check Legality

## Timing image Post Placement (Wns)

ELAPSED		WORST NEG	TOTAL NEG	DESIGN	
TIME	AREA	SLACK	SLACK	RULE COST	ENDPOINT
				*******	
0:00:03	1369.4	0.00	0.0	0.0	

Optimization Complete

### Beginning Timing Optimizations

ELAPSED TIME	AREA	WORST NEG SLACK	TOTAL NEG SLACK	DESIGN RULE COST	ENDPOINT
0:00:03	1369.4	0.00	0.0	0.0	
0:00:03	1369.4	0.00	0.0	0.0	
0:00:03	1369.4	0.00	0.0	0.0	
0:00:03	1369.4	0.00	0.0	0.0	
0:00:03	1369.4	0.00	0.0	0.0	

#### Optimization Complete

WNS: 0.00 TNS: 0.00 Number of Violating Paths: 0

Nets with DRC Violations: 0 Total moveable cell area: 1369.4 Total fixed cell area: 0.0 Total physical cell area: 1369.4 Core area: (30000 30000 506900 506000)

## Setup Worst path after placement

Point	Incr	Path	
clock wb_clk_i (rise edge)	0.00		
clock network delay (ideal)	0.00	0.00	
byte controller/bit controller/c state reg 8 /CK (DF	FR X1)	0.00	0.00 r
byte controller/bit controller/c state reg 8 /Q (DFF	R X1)	0.08	0.08 f
byte_controller/bit_controller/U77/ZN (NOR2_X1)	0.04	* 0.12	r
byte controller/bit controller/U182/ZN (AND3 X1)	0.05	* 0.18	Γ.
byte controller/bit controller/U200/ZN (NAND4 X1)	0.03	* 0.21	f
byte controller/bit controller/U218/ZN (INV X1)	0.02	* 0.23	r
byte controller/bit controller/U190/ZN (AND4 X1)	0.05	* 0.28	r
byte controller/bit controller/U176/ZN (NAND4 X1)	0.04	* 0.32	f
byte controller/bit controller/U227/ZN (AND3 X1)	0.05	* 0.37	f
byte controller/bit controller/U219/ZN (NAND4 X1)	0.02	* 0.39	г
byte controller/bit controller/U221/ZN (NOR4 X1)	0.02	* 0.41	f
byte controller/bit controller/U220/ZN (OAI21 X4)	0.05	* 0.46	r
byte controller/bit controller/U10/ZN (INV X1)	0.03	* 0.49	f
byte controller/bit controller/U13/ZN (NOR2 X1)	0.03	* 0.53	r
byte controller/bit controller/U5/ZN (INV XI)	0.05	* 0.57	f
byte controller/bit controller/U31/ZN (NOR3 X1)	0.07	* 0.64	r
byte controller/bit controller/U165/ZN (NAND4 X1)	0.04	* 0.69	f
byte controller/bit controller/U85/ZN (OAI21 X1)	0.02		
byte controller/bit controller/c state req 0 /D (DFF	R X1) L	0.00 *	0.71 r
data arrival time	- 6	0.71	
clock wb clk i (rise edge)	1.11	1.11	
clock network delay (ideal)	0.00	1.11	
clock uncertainty	-0.06	1.06	
byte controller/bit controller/c state reg 0 /CK (DF	FR X1)	0.00	1.86 r
library setup time	-0.04	1.02	
data required time		1.02	
data required time		1.02	
data arrival time		-0.71	
***************************************			
slack (MET)		0.31	

## **Clock Tree Synthesize**

**Definition**: CTS involves creating a clock distribution network to ensure that the clock signal reaches all flip-flops with minimal skew and delay.

#### Checks:

• **Pre-CTS Checks**: Ensure design readiness with <a href="mailto:check\_physical\_design">check\_physical\_design</a> -stage pre clock opt and check clock tree.

#### **Constraints:**

- Driving Cell: Set driving cell for the clock with set\_driving\_cell -lib\_cell BUF X16 -pin Z [get ports wb clk i].
- Clock Tree Options: Define constraints for clock trees with set\_clock\_tree\_options for delay, skew, capacitance, fanout, and transition.

### **Clock Tree Routing:**

- CTS Optimization: Perform CTS with clock opt -only cts -no clock route.
- **Post-CTS Optimization**: Use clock\_opt -only\_psyn -no\_clock\_route for hold time fixes and other optimizations.
- Clock Tree Routing: Execute route\_group -all\_clock\_nets to complete the clock tree routing.

#### **Analysis:**

• **Reports**: Generate reports for clock tree synthesis with report\_clock\_tree - summary and report timing.

### Global Skew before CTS (Longest & shortest path delay)

The longest path delay end pin: byte controller/sr\_reg\_0 /CK The shortest path delay end pin: wb\_dat\_o\_reg\_7 /CK

Pin	Cap	Fanout	Trans	Incr	Arri	
wb clk i	0.000	1	0.000	0.000	0.000	г
wb clk i	173.256	153	0.000	0.000	0.000	г
yte contro	ller/sr reg 0 /CK					
-	173.256	0	0.019	0.022	0.022	r.
clock dela	v1				0.022	

Pin	Cap	Fanout	Trans	Incr	Arri	
wb clk i	0.000	1	0.000	0.000	0.000	r
wb clk i	173.256	153	0.000	0.000	0.000	r
ob dat o re	g 7 /CK					
	173.256	0	0.003	0.004	0.004	r
clock dela	yl				0.004	

ice challs

## Global Skew after CTS (Longest & shortest path delay)

The longest path delay end pin: byte\_controller/bit\_controller/fSCL\_reg\_1\_/CN
The shortest path delay end pin: byte\_controller/bit\_controller/cnt\_reg\_5\_/CN

The longes Pin	Cap	Fanout	Trans	Incr	Arri	
wb clk i	0.000	1	0.000	0.000	0.000	г
wb clk i	230.892	123	0.000	0.000	0.000	r
CTS wb clk	i CTO delay1/A					
	230.892	1	0.015	0.018	0.018	г
CTS wb clk	i CTO delay1/Z					
	35.302	31	0.005	0.024	0.042	r
byte contr	oller/bit control	ler/fSCL reg 1 /	CK			
(la Hana	35.302	0	0.005	0.002	8.844	r
[clock del	ay]				0.044	
		***********	*****			

The Shortes Pin	Cap	Fanout	Trans	Incr	Arri	
wb clk i	0.000	1	0.000	0.000	0.000	r
wb clk i	230.892	123	0.000	0.000	0.000	r
byte contro	ller/bit control	ler/cnt reg 5 /0	K			
	230.892	0	0.014	0.017	0.017	r
[clock dela	yl				0.017	

icc shell> report clock timing -type summary ; # reports for the clock tree,


## Hold Report after CTS routing

Point	Incr	Path	
clock wb clk i (rise edge)	0.00	 8.88	
clock network delay (propagated)	0.03	0.03	
byte_controller/bit_controller/cSDA_reg_0_/CK (DFFR_X1)			
	0.00	0.03	r
byte controller/bit controller/cSDA reg 0 /ON (DFFR X1)			
	8.8	0.10	r
byte controller/bit controller/U144/ZN (NOR2 X1)	0.01	0.12	f
byte controller/bit controller/cSDA reg 1 /D (DFFR X1)			
.,	0.00	0.12	f
data arrival time	0.00	8.12	
SOCO DITATOS SAMO		0.12	
clock wb clk i (rise edge)	0.00	0.00	
clock network delay (propagated)	0.04	0.04	
clock uncertainty	0.06	0.10	
byte controller/bit controller/cSDA reg 1 /CK (DFFR X1)	0.00	0.10	
plic_contracteriore_contracteriorswired_river (printive)	0.00	0.10	
liberry held time	0.00	0.10	
library hold time	0.01	77.77	
data required time		0.11	
data required time		0.11	
data arrival time		-0.12	
***************************************		 ******	
slack (MET)		0.01	


## check legality after CTS

Check\_Legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
Itized placement; Cells over too fixed
Ifixed placement; Cells overlapping blockages: 0
Ifixed placement; Cells overlapping blockages: 0
Ifixed placement; Orliverination Violations : 0
Ifixed placement; Site Violations : 0
Ifixed placement; Site Violations : 0
Ifixed placement; Site Violations : 0
Ifixed placement; Power Strap Violations : 0 Check legality: Report for Non-fixed Placement Cells
Information Use the -verbose option to get details about the legality violations. (PSYN-054)
Number of Cells Not on Rove : 0
Number of Cells Overlaps : 0
Number of Cells overlaping blockage : 0
Number of Cells overlaping thousand the collection : 0
Number of Selts Violations : 0
Number of Selts Violations : 0
Number of Power Strap Violations : 0

## GUI



## Level 0 (CLK source)



## Congestion Map after CTS



## **Routing**

### **Global Routing:**

- Global Routing Setup: Perform global routing checks and optimization with check\_physical\_design -stage pre\_route\_opt and check\_routeability to ensure connectivity and plan routing paths effectively.
- Global Routing Options: Set routing options with set\_route\_options groute\_timing\_driven true -groute\_incremental true track\_assign\_timing\_driven true -same\_net\_notch check\_and\_fix to ensure timing-driven and incremental global routing.

#### **Detailed Routing:**

- Track and Layer Setup: Define detailed routing parameters with set\_delay\_calculation\_options -arnoldi\_effort low and set\_route\_options -track\_width 1 -track\_pitch 2 to optimize track width and pitch for routing.
- **Detailed Routing Execution:** Execute detailed routing with route\_opt incremental to refine the routing paths for timing and congestion.

### **Crosstalk Management:**

• Crosstalk Prevention: Set options for crosstalk prevention with set\_si\_options - route\_xtalk\_prevention true -delta\_delay true -min\_delta\_delay true -static\_noise true -timing\_window true to minimize noise and signal interference.

#### **Hold Fix and Buffer Preference:**

• Hold Fixes: Apply hold fixes using set\_fix\_hold [all\_clocks] and prioritize buffer cells with set\_prefer -min [get\_lib\_cells "\*/BUF\_X2 \*/BUF\_X1"] for timing and signal integrity.

### **Power Grid Connection:**

• Power Grid Setup: Define power and ground connections with derive\_pg\_connection -power\_net VDD -ground\_net VSS -power\_pin VDD -ground\_pin VSS to ensure proper power distribution.


#### **Final Verification:**

• Verify Routing: Perform final routing verification and checks with verify\_zrt\_route, report\_noise, and report\_timing -crosstalk\_delta to ensure the design meets all requirements and is free of issues.


## 1- check routability before routing



## 2- chip after routing



## 3- Congestion Map after detail routing



```
4- Timing image after routing
                                                                         intr_crock_exbanded (cun-o31)
icc shell> report timing -delay type max
Report : timing -path full
           -delay max
-max paths 1
Design : i2c master top
Version: G-2012.06-ICC-SP2
Date : Wed Sep 12 17:53:18 2018
 * Some/all delay information is back-annotated.
Operating Conditions: worst_low Library: NangateOpenCellLibrary_ss0p95vn40c
Parasitic source : LPE
Parasitic mode : RealRC
Extraction mode : NIN MAX
           Extraction mode : MIN_MAX
Extraction derating : -40/-40/-40
Information: Percent of Arnoldi-based delays = 0.00%
icc_shell> report_timing -delay_type min
......
Report : timing 
-path full
          -delay min
-max_paths 1
Design : i2c_master_top
Version: G-2012.06-ICC-SP2
Date : Wed Sep 12 17:53:24 2018
 * Some/all delay information is back-annotated.
Operating Conditions: worst_low Library: NangateOpenCellLibrary_ss@p95vn40c
    Parasitic source : LPE
    Parasitic mode : RealRC
                                        : MIN MAX
           Extraction mode
           Extraction derating : -40/-40/-40
Information: Percent of Arnoldi-based delays = 0.00%
No paths.
icc shell>
5- DRC
Verify Summary:
Total number of nets = 894, of which θ are not extracted
Total number of open nets = θ, of which θ are frozen
Total number of excluded ports = θ ports of θ umplaced cells connected to θ nets
θ ports without pins of θ cells connected to θ nets
θ ports of θ cover cells connected to θ non-pg nets
Total number of DRCs = 0

Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked
6-Noise
 *************
 Report : noise
Design : i2c_master_top
Version: G-2012.06-ICC-SP2
Date : Wed Sep 12 17:35:47 2018
slack type: area
 noise_region: above_low
                                       height slack
pin name width
 U167/A
                          0.08
                                          0.04
                                                         0.02
 noise_region: below_high
pin name width height slack
                                       0.04
                         0.13
icc_shell> report_timing -crosstalk_delta k
Information: Start rc update...
```

## **Chip Finishing**

#### **Standard Cell Filler Insertion:**

• Filler Cells: Insert filler cells between standard cells to maintain power and ground connections with insert\_stdcell\_filler -cell\_without\_metal {FILLCELL\_X32 FILLCELL\_X16 FILLCELL\_X8 FILLCELL\_X4 FILLCELL\_X2 FILLCELL\_X1} -connect\_to\_power VDD -connect\_to\_ground VSS.

```
Filling cell with master <FILLCELL X32> and connecting PG nets...

0 filler cells with master <FILLCELL X32> were inserted

Filling cell with master <FILLCELL X16> and connecting PG nets...

The first filler cell name is xofiller!FILLCELL X16:10

10 filler cells with master <FILLCELL X16> were inserted

Filling cell with master <FILLCELL X8> and connecting PG nets...

The first filler cell name is xofiller!FILLCELL X8:11

The last filler cell name is xofiller!FILLCELL X8:19

95 filler cells with master <FILLCELL X8> were inserted

Filling cell with master <FILLCELL X4> and connecting PG nets...

The first filler cell name is xofiller!FILLCELL X4:11

The last filler cell name is xofiller!FILLCELL X4:12

The last filler cell name is xofiller!FILLCELL X4:12

The last filler cell name is xofiller!FILLCELL X2:12

The first filler cell name is xofiller!FILLCELL X2:13

The first filler cell name is xofiller!FILLCELL X2:13

The last filler cell name is xofiller!FILLCELL X2:19

898 filler cells with master <FILLCELL X2> were inserted

Filling cell with master <FILLCELL X2> were inserted

Filling cell with master <FILLCELL X2> were inserted

Filling cell with master <FILLCELL X1> were inserted

=== End of Filler Cell Insertion ===
```

#### **Redundant Via Insertion:**

• Via Redundancy: Ensure robust connections by adding redundant vias with insert\_zrt\_redundant\_vias to improve reliability and reduce electromigration risks.

```
Redundant via conversion report:
   Total optimized via conversion rate = 93.65% (6066 / 6477 vias)
      Layer vial
                               = 88.00% (2750
                                                          / 3125
            Un-optimized = 12.00% (375
                                                            vias)
                                                          / 2635
                                                                          vias)
            Weight 1
                                = 98.86% (2605
                                                            vias)
            Un-optimized = 1,14% (30
                                                            vias)
            er via3
Weight 1
                             = 99.16% (711
= 99.16% (711
                                                            vias)
            Un-optimized = 0.84% (6
                                                           vias)
   Total double via conversion rate
                                                          = 93.65% (6066 / 6477 vias)
                              = 88.00% (2750 / 3125
      Laver vial
                                                                          vias)
                               = 98.86% (2605
= 99.16% (711
      Layer via2
                                                         / 2635
                                                                          vias|
      Layer via3
                                                          / 717
Verify Summary:
Total number of nets = 908, of which \theta are not extracted Total number of open nets = \theta, of which \theta are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets 0 ports without pins of 0 cells connected to 0 nets 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked
```

### Layout vs. Schematic (LVS) Check:

• LVS Verification: Run an LVS check to ensure the layout matches the design schematic using verify\_lvs -ignore\_floating\_port -ignore\_floating\_net - check\_open\_locator -check\_short\_locator to detect any shorts or open circuits.

```
Potential connection region ((26, 46), (31, 50)).

ERROR: There are more errors than default Max Error Number:

** Total OPEN Nets are 20.

** Total Electrical Equivalent Error are 0.

** Total Must Joint Error are 0.

-- LVS END: --
Elapsed = 0:00:00, CPU = 0:00:00

Update error cell ...
```

### Shoving opens by route eco



## Verify lvs after eco routing

```
** Total SHORT Nets are 3.

** Total OPEN Nets are 0.


** Total Electrical Equivalent Error are 0.

** Total Must Joint Error are 0.

-- LVS FND : --
```



## Highlight shorts to solve them manually



### LVS Clean

```
** Total OPEN Nets are 0.

** Total Electrical Equivalent Error are 0.

** Total Must Joint Error are 0.

-- LVS END : --
Elapsed = 0:00:00, CPU = 0:00:00
```