



## Verilog

- Hardware description language used to design the digital logic for digital designs.
- Module and module → Basic building blocks.
- Process of creating objects from module & instantiations and objects are instances.
- For example → 4TFF is instantiated to design a 4-bit counter.
- Design block & Stimulus block → used to test
  - ↓
  - ex → Testbench → module
- Verilog HDL is a case-sensitive language.
- All keywords are in lower case.
- (b), (t), (m) → whitespace
  - whitespaces are ignored in verilog except when it separates tokens.
  - whitespace is not ignored in string.
- /\* \*/ → multiple line comment
- // . . . → one line comment
- -6'd3 // 8-bit negative number stored as 2's complement of 3  
@4'd-2 // Illegal specification.
- [123456 // 32-bit number (by default decimal)  
 'hc3 // . . . hexadecim  
 'bo1 // . . . binary  
 6'd3 // 6 bit decimal number]
- strings are treated as a sequence of one-byte ASCII values.
- Identifiers are names given to objects.
  - e.g. reg value
  - Identifier
  - Keyword
- Identifiers can be start with alphabetic or (-).  
 but if cannot be start with \$ or number.
- Parameters & constant names must be given in uppercase. → (e.g. → DELAY, PI).

## • Value Set $\Rightarrow$

- 0 logic zero
- 1 logic one
- X unknown value
- Z High impedance, floating state

- Logic Strength contention on nets can be used to determine Signal values that have multiple drivers.



multiple signals  
with same strength  
& opposite values  
then resulting is X.

- Reg vs Wire data type  $\rightarrow$  wire is just a physical connection. Default value of net is 'X'.

Reg means register data type, it represents storage elements.  
Here Register  $\neq$  edge triggered ff(register)  
Here reg means that can hold a value. A register does not need a driver like net. Reg  $\rightarrow$  default value  $\rightarrow$  X.

- Integer  $\rightarrow$   
 $\rightarrow$  32-bit data type  
 $\rightarrow$  signed type.

- Real  $\rightarrow$  3e6, 3.14 etc (keyword  $\rightarrow$  real)  
 $\hookrightarrow$  if it is assigned to integer data type then it is rounded off to nearest integer.

- Time  $\rightarrow$  64-bit, used to store simulation time.  
 $\rightarrow$  register data type.

- tri  $\rightarrow$  nets have multiple drivers

- wire  $\rightarrow$  nets with single driver

- verilog data types  $\Rightarrow$

- Nets

- Registers

- Vectors  $\rightarrow$

- Integer

- Real

- Time

- Arrays  $\rightarrow$

- Parameters





- Strings

{ wire [7:0] bus;

{ reg [0:30] b;

{ reg [4:0] port [7:0];

{ integer count [0:7];



**yachna**

- and #(5) a1(out, i1, i2); // Delay of 5 for all transitions
- and #(4,6) a2(out, i1, i2); // Rise=4, Fall=6
- bufif0 #(3,4,5) b1(out, in, control); // Rise=3, Fall=4, Turn-off=5

- Min / typ / max values are used to model devices  $\Rightarrow$  each one delay varies within min & max range  $\Rightarrow$  bcz of process variations

one delay

and #(4:5:6) a1(out, i1, i2); // g<sub>f</sub> + mindelay, delay=4  
// g<sub>f</sub> + maxdelay, delay=6  
// g<sub>f</sub> + type delay, delay=5

~~few~~  
~~one~~ delay


and #(3:4:5, 5:6:7) a2(out, i1, i2); // g<sub>f</sub> + mindelay  
rise=3 fall=5 turnoff=7  
min(3,5)

// three delay

and #(2:3:4, 8:4:5, 4:5:6) a3(out, i1, i2);  
// g<sub>f</sub> + mindelay rise=2 fall=3 turnoff=4

- // for simulation with maxdelay  
 $\rightarrow$  Verilog test.v + maxdelay

## In Verilog, modeling style



### • Gate - level Modeling

→ Primitives ( predefined modules like AND, OR, NOT etc. gates in library) are used to design any digital logic circuits.

- So to model gate - level, designer should aware of structure of any digital circuit so that circuit can be modeled in terms of logic gates, mux etc.
- For bigger circuit it is very difficult.

### • Data - flow modeling

- For this modeling designer is aware of how data or signal flows between hardware and how the data is processed in this design.
- For this modeling, circuits are designed in terms of its function.
- Boolean equations & operators are used in this modeling.
- By using this modeling, we can optimize the code.

- for data flow modeling : continuous assignment is used.
- • continuous assignment is used to assign the value to the net.

### → Syntax

assign <net expression> = [delay] <expression of different signal>

ex:- assign a = c & b;

### • Behavioral modeling


- This modeling defines the behavior of digital circuit.
- It is similar to writing the algorithm of any design as in C-language.
- It doesn't give actual information of internal hardware of design.

### 2x1 Mux using gate-level modeling :-

```

module mux_2to1(s,a,b,y);
    input s,a,b;
    output y;
    wire c,d,e;
    not (c,s);
    and a1(d,c,a);
    and a2(e,s,b);
    or (y,d,e);
endmodule

```



### 2x1 mux using data-flow modeling :-

```

module mux_2to1(a,b,s,y);
    input a,b,s;
    output y;
    wire y;
    assign y = s?b:a;
endmodule

```

### 2x1 mux using Behavioral modeling :-

```

module mux_2to1(a,b,s,y);
    input a,b,s;
    output reg y;
    always @ (a or b or s)
        begin
            if (s)
                y = b;
            else
                y = a;
        end
endmodule

```

- continuous assignment → used in data flow modelling.  
→ Always active.

- "assign" keyword is used.
- Expression is evaluated as soon as one of the left-hand side variable changes.
- LHS must be scalar/vector net or concatenation of scalars or vector net.
- LHS cannot be scalar/vector reg.
- LHS can be scalar/vector net or reg or function call.
- RHS can be scalar/vector net or reg = i, f<sub>i</sub>, vector out = i, f<sub>i</sub>.
- Implicit continuous assignment → vector out = i, f<sub>i</sub>

### Timing

- Delay ⇒  $\left[ \begin{array}{l} \text{usec} \#10 out; \\ \text{assign out} = i, f_i; \end{array} \right] \left[ \begin{array}{l} \text{usec out}; \\ \text{assign \#10 out} = i, f_i; \end{array} \right]$   
both have same effect.

- Verilog is concurrent in nature while C-language is sequential.
- Activity flows in Verilog in parallel rather than sequence.
- Each always in initial block out separate activity flow starts in simulation time '0'.

## • Procedural blocks

### Always

- each always block executes concurrently.
- executes in loop.
- synthesizable

module clock\_gen;

reg clock;

initial  
clock = 1'bo;

always  
#10 clock = ~clock;  
initial  
#1000 \$finish;  
endmodule

### Initial

- each initial block executes sequentially.
- they execute only once.
- Non-synthesizable

if clock initialisation is put inside always block, then clock will be initialized every time the always is entered.

⇒ Simulation must be halted inside separate initial statement.

If no \$stop or \$finish  
then it'll run forever.

### Yachna

### • Procedural assignments

- It updates the values of real, reg, integer, time variable
- Procedural assignment is always modelled inside procedural block.
- Difference in Procedural assignment & continuous assignment

The value placed on left hand side variable will remain unchanged until another procedural assignment updated the variable with different value.

continuous assignment  
It cause the value of RHS expression to be continuously placed on to the left-hand side net.

### Procedural assignment

#### Blocking (=)

( $\leq$ )

#### Non-blocking (NBA)

- Blocking Assignments are executed in one order as they are specified in a procedural block.

- RHS of statement is evaluated and after assigning to its LHS it goes to execute the next statement.

- NBA doesn't block the execution of next statement in same procedural block.

- All RHS are evaluated and then assigned to LHS simultaneously.

- It is recommended that BA & NBA are not mixed for same always/procedural block. (Simulator may allow, but this is not good in design practice).
- BA & NBA can be used to model both sequential as well as combinational logic.  
But for good design practice or sometimes to avoid error in circuit, it is good to use BA for combinational circuit & NBA for sequential logic (specially for synchronous sequential logic).
- A variable cannot appear as the target of both a blocking and a non-blocking assignment.  
 $(x = x + 5;)$   $x \rightarrow$  wrong.

### Yachna

#### Timing controls

##### Delay based

#10 y=1; // delay  
 ↘  
 Inter execution of y=1 by 10 units.  
 delay

y = # 5 x + z; // take the value of x & z at time 0 to evaluate x+z and wait 5 time units to assign the value to y.

##### Event based

@(clock) q=d;  
 // q=d exceed  
 when clock signal changes the value  
 $a_v = @(\text{posedge clock}) d;$

##### Level-sensitive

wait (count-enable)  
 #20 count = count++;

'wait' keyword is used for level sensitive timing control.


If count-enable = 0 then it will not enter for the statement.

Initial delay → Inter assignment delay  
→ Create in-built delay for combinational circuit

always @ (a or b)


$$\# 3 \quad c_1 = a \& b;$$

- II If 'a' or 'b' changes, always block is activated.
- Then after '3ns' ( $a \& b$ ) is evaluated and assigned to  $c_1$ . Then even ( $a$  or  $b$ ) will be checked for change again. If 'a' or 'b' changes in  $3ns$  (i.e., within  $3ns$ ), then block is not activated. So module doesn't give correct output. If input pulses are shorter than specified delays then it is filtered out.




$$c_2 = \# 3 (a \& b)$$

- II Inter assignment delay
- II Here ( $a \& b$ ) is evaluated immediately and stored in simulator queue until assigned to  $c_2$  after  $3ns$ .
- II only after delay assigned to  $c_2$ , event ( $a$  or  $b$ ) checked for change. If 'a' or 'b' changes in  $3ns$ , the new value doesn't effect the output and old value remains.



- #3  $c_3 \leq a+b$  // same operation as for  $c_1$
- $c_4 \leq \#3 (a+b)$ ;  $\rightarrow$  Transport delay  
 // Here  $a + b$  are evaluated and assigned to  $c_4$  after 3ns. When 3ns it is checked that  $a$  or  $b$  changes or not, if changes, then new output value is updated.
- Transport delay  $\rightarrow$  pure propagation delay.



ex: #200  $a = \#100b;$  // After 200ns ' $b$ ' is evaluated and is assigned to ' $a$ ' after 100ns.  
 So, at 300ns ' $a$ ' will get ' $b$ ' value.

**Yachna**

- verilog synthesizer ignores the delays specified in a procedural assignment statement. It may lead to functional mismatch between design modeled and synthesized netlist.

## Swapping values of two variables 'a' & 'b' ↗

always @ (posedge CLK)  
 $a = b;$

always @ (posedge CLK)  
 $b = a;$

→ Race condition between two always block.  
 At time 't=0' both always block will execute concurrently but it depends on simulator that either  $a=b$  will execute first or  $b=a$  will execute first.  
 So, output may be 'a' or 'b'.

Yachna

always @ (posedge CLK)  
 $a <= b;$

always @ (posedge CLK)  
 $b <= a;$

→ correctly swapped

always @ (posedge CLK)  
begin  
 $a = b;$   
 $b = a;$   
end

→ 'b' gets 'a' but at the end 'a' will not get 'b' so swapping is not done.

always @ (posedge CLK)  
begin

$ta = a;$   
 $tb = b;$   
 $a = tb;$   
 $b = ta;$

end

→ correctly swapped  
so, for swapping through BA, one extra register is required.

(Q) what will be output circuit?  
always @ (posedge clk)


begin

$$v_1 = a;$$

$$v_2 = v_1;$$

end

Ans.  $\rightarrow$



*yashma*

(Q) what will be output circuit?

always @ (posedge clk)


begin

$$v_2 = v_1;$$

$$v_1 = a;$$

end

Ans.  $\rightarrow$



*yes*

(Q) what will be output circuit?


begin

$$v_1 \leftarrow a;$$

$$v_2 \leftarrow v_1;$$

end

Ans.  $\rightarrow$




(Q) what will be the output circuit?  
always @ (posedge CLK)  
 $q_2 \leftarrow q_1$

always @ (posedge CLK)

$$q_1 \leftarrow a;$$

Ans.  $\rightarrow$



what will be the output circuit?


always @ (posedge CLK)

$$q_1 \leftarrow a;$$


always @ (posedge CLK)

$$q_2 \leftarrow q_1;$$

Ans.  $\rightarrow$



if 1st always block execute  
 $\hookrightarrow q_2$  will get 'a'




if 2nd always block will execute first.

so,  $q_1$  is assigned to  $q_2$  from  $a$  is assigned to  $q_1$ , so  $q_2$  will get  $q_1$ .

So, ambiguous  
or cannot be  
laid from what  
will be the value of  $q_2$ .

## Ring Counter



```

module ring_counter (clk, init, count);
    input clk, init;
    output reg [7:0] count;
    always @ (posedge clk)
        begin
            if (init)
                count = 8'b10000000;
            else
                begin
                    count = count << 1;
                    count[0] = count[7];
                end
        end
endmodule


```

**Yachna**

do not model a ring counter.

Explanation ↗

This happens at 1st positive clock-edge




After getting same result again same operation above happens at next positive clock-edge.  
Since, there is no '1' so, this ring counter.

```

module ring_counter (clk, init, count);
    input clk, init;
    output reg [7:0] count;
    always @ (posedge clk)
    begin
        if (init)
            count = 8'b10000000
        else
            count = {count[6:0], count[7]};
    end
endmodule

```

**Machra**



} This works  
as ring  
counter

(or)


```

if (init)
    count = 8'b10000000;
else begin
    count <= count << 1;
    count[0] <= count[7];

```

} → This also  
works as  
ring counter

Ordered execution mimics the inherent logic flow  
of combinational logic.  
Hence blocking assignments generally work better  
for combinational logic.



## • System tasks

### • \$ <Keyword>

- \$display, \$monitor, \$strobe, \$time, \$stime, \$realtime, \$reset, \$write, \$stop, \$finish, \$random, \$dumpfile, etc.

• \$display →   
+ \$strobe →   
 $\$display("Hello you can learn");$   
 O/p. → Hello you can learn  
 $\$display(\$time)$   
 O/p → 150

→ Both \$display & \$strobe displays whatever written inside it. Similar to printf in C.

→ If many other statements are executed in same time unit as the \$display task, the order in which statements and \$display are executed is non-deterministic.

→ If many other statements and \$strobe are executed in same time unit, then \$strobe will execute after execution of other statements in same time unit.  
 So, \$strobe provides synchronization mechanism to ensure that data is displayed only after other statements.

\$monitor → used to monitor a signal when its value changes.

→ It has the functionality of event-driven

→ executes only once.

→ only one \$monitor is activated at a time.

→ If there are more than one \$monitor statement, then last \$monitor statement will be active statement.

\$monitors on → monitoring on      \$monitors off → monitoring off

\$time → Returns current simulation time as a 64-bit integer.

\$stime → Returns current simulation time as a 32-bit integer.

\$real-time → Returns current simulation time as a real number.

\$write → Prints a set of values on a single line.

\$reset → Resets the simulation back to time 0.

\$stop → Halts the simulator and puts it in interactive mode where the user can enter commands to terminate or stop the simulation.

\$finish →

Ex: initial begin  
clock=0;  
reset=1;  
# 200 \$stop;  
# 600 \$finish;

→ suspends the simulation at t=200.  
→ Terminates the simulation at t=800.

Yachna

\$random → Generates 32-bit random integer numbers. It can be +ve or -ve.

\$dumpfile ("file name.ned") → To dump the file means value change dump

\$dumpvars → To dump the variables in the design.

\$dumpvars (level, module name) →  
If level=0, then all variables of that module will be dumped.

Ex: \$dumpvars (0, module1, module2);  
all variables of these modules are dumped.

If level=1, the selected variables are dumped. Ex: \$dumpvars (1, ab, cd);

\$dump all → All variables of that file will be dumped.

\$dump limit (file size); → To limit the maximum size of .Vcd file.

\$dump off → Stop dumping \$dump on → Continue dumping.

Ex: initial begin  
#100 \$dumpoff  
#150 \$dump on ]  $\Rightarrow$  100  $\xrightarrow{\text{↓}}$  pause to dump 150  $\xrightarrow{\text{↓}}$  resume dumping

Yachna

\$readmemb (file name, memname, Start-addr, stopaddr)

\$readmemb ("")

To read in binary format

To read in hexa decimal format

→ If start-addr & stop-addr are omitted, then entire memory is read.

ex: \$readmemb ("mem.dat", mem);

memory will start to read the data from mem.dat file.

\$readmemb ("mem.dat", mem, 200, 50);

i.e., reading from location 200 to 50.

## Grouping the statements

wiring  
begin  
end

using  
fork  
join

### Sequential blocks

i.e., all statement will execute one after another except for blocking assignments.

### Synthesizable

### Nested blocks

yachna

```

initial begin
#10 y = z;
fork
#5 z = 15;
#10 x = z;
join
end
  
```

### Compiler directives

→ All directives are defined by <keywords>.

ex: → - define , - include , - time scale .

- define → . Similar to #define in c-language.  
- It is used to define text-macros or constants.

ex: → - define WORD\_SIZE 32  
- define S \$stop

### #include

→ It is used to include entire contents of verilog source file in another verilog file during compilation.

### timescale

ex: → . For Accuracy & precision.  
- timescale 1ns/10ns  
- # 1.5

$$\begin{array}{ccc}
 1.5 \times 10^{-9} & \rightarrow & 10\text{ ns} \\
 \hline
 \# 15 & \rightarrow & 15 \text{ zones} \\
 & & = 20\text{ ns}
 \end{array}$$

- Disable →
  - To get out of loop.
  - Similar to break statement in C.

Difference is

disable

↓  
disable any named  
block in the  
design.

break

↓  
breaks the current loop  
only.

Ex :-

initial  
begin

flag = 16'b 1000-0000- - - - -;

i=0;

begin ; block1  
while ( i<16 )

begin

if ( flag[i] )

begin

\$display ("Encountered a True bit at  
element number %d", i);

disable block1;

end

i=i+1;

end  
end  
end

yachna

↓  
enable block because  
you found true  
bit.

### Vivado Operators :-

Operator

Symbol

Number of Operands

Arithmetic

+

(Add)

Two

-

(Sub)

"

\*

(Mul)

"

%

(modulus)

"

/

(division)

"

Logical

!

(logical negation)

One

&&

(logical and)

Two

||


(logical or)

"

Relational	$>$ $<$ $\geq$ $\leq$	Two " " " " " "	
Equality	$= =$ (equality) $\neq$ (inequality) $= ==$ (case equality) $\neq ==$ (case inequality)	Two " " " " " "	Compare the both K22 also consider
Bitwise	$\sim$ $\&$ $\mid$ $\wedge \sim$ or $\sim \wedge$ (XNOR)	One " " " " " "	
Reduction	$\#$ $\sim \#$ $\mid$ $\wedge \sim$ or $\sim \wedge$	One " " " " " "	ex: $x = 4' b1001$ $f(x) = 1 \frac{1001}{= 0}$
Shift	logical left shift logical right shift arithmetic left shift arithmetic right shift	Two " " " " " "	
concatenation	{ ?		any no.
Replication	{ { ? ? }		any no.
conditional	? :		three

NOTE  $\Rightarrow$   $in_1 = 4'b101x;$     || theor. sum = in1 + in2  
 $in_2 = 4'b1010;$     will be 4'bX

- operators should be inside parentheses, if ~~it is~~ not in parentheses then it will consider precedence of operators.



yachna

(Q) Difference in Arithmetic of logical shift

operations?

- Arithmetic right shift ⇒ MSB is copied.

$$1011 \longrightarrow 1101$$

$$1011 \longrightarrow 1110$$

$(-2) \rightarrow \text{In } 2\text{'s complement}$

$\text{In } 2\text{'s complement } (-2)$

→ Arithmetic right shift preserves the sign.

- Logical right shift ⇒

$$1011 \longrightarrow 0101 \longrightarrow 0010$$

$\text{In } 2\text{'s complement } (-5)$

$\text{In } 2\text{'s complement } (+5)$

$(+2)$


so, sign changes in logical shift operations

- For positive number logical right shift divide the number by  $2^n$  ( $n = \text{no. of shifts}$ ) & throwout the remainder.

## • Logi • Arithmetic Left Shift $\Leftrightarrow$

1101  $\longrightarrow$  1010  
 $\Delta n 2^1's \rightarrow (-3)$   $\Delta n 2^1's \leftarrow (-6)$

• Logical Left Shift  $\Leftrightarrow$  multiply the number by  $2^n$   
 where  $n = \text{no. of shifts.}$



yachna

## • Procedural continuous assignment $\Rightarrow$

- Procedural PCA are normally used for controlled periods of time.
- Keywords assign & deassign are used.
- LHS of ~~PCA~~ PCA can only be a reg type or concatenation of reg.
- It cannot be part or bit select of net or array of reg.
- PCA override the effect of regular procedural assignments.

Exiss

```

module edge_dff(q, qbbar, d, CLK, reset);
  output q, qbbar;
  input d, CLK, reset;
  reg q, qbbar;
  always @ (posedge CLK)
    begin
      q = d;
      qbbar = ~d;
    end
  always @ (reset)
    if (reset)
      begin
        assign q = 1'b0; // override
        assign qbbar = 1'b1;
      end
    end
  
```

```

else
begin
    designor q;
    designor qbar;
end
endmodule

```

|| if reset goes low  
design or remove the  
overriding values.

### Force & Release →

- They are also used for overriding assignments.
- They are used to override on both reg & net data types.
- If it is recommended, force & release statements not to be used inside design block.  
they should be used inside stimulus block.

```

module Stimulus;
edge dff dff (Q, Qbar, D, CLK, RESET);
initial begin
# 50 force dff.Q = 1'b1; // at t=50, force
# 50 release dff.Q; // at t=100, release
end
endmodule

```

### Overriding Parameter ↗

- defparam → Using keyword parameters values can be changed in module instances.

```

ex: module hello_world;
parameter id_num=0;
initial
$display("Displaying hello_world id number=%d",
id_num);
endmodule

```