

# Contents

|          |                                                               |           |
|----------|---------------------------------------------------------------|-----------|
| <b>1</b> | <b>FPGA</b>                                                   | <b>6</b>  |
| <b>2</b> | <b>FPGA Introduction and Overview</b>                         | <b>6</b>  |
| 2.1      | What is an FPGA? . . . . .                                    | 6         |
| 2.2      | How an FPGA is customized (with programming) . . . . .        | 6         |
| 2.3      | Key Features of FPGAs . . . . .                               | 6         |
| 2.4      | FPGA vs Microcontroller . . . . .                             | 7         |
| 2.5      | Programmable Logic Devices (PLDs) . . . . .                   | 7         |
| 2.5.1    | Types of PLDs . . . . .                                       | 7         |
| 2.6      | CPLD vs FPGA . . . . .                                        | 8         |
| 2.7      | Application Specific Integrated Circuits (ASIC) . . . . .     | 8         |
| 2.8      | FPGA vs ASIC vs Microprocessor . . . . .                      | 9         |
| 2.9      | Advantages of FPGA . . . . .                                  | 9         |
| 2.10     | Limitations of FPGA . . . . .                                 | 10        |
| 2.11     | Applications of FPGA . . . . .                                | 10        |
| 2.12     | Suggested Readings: . . . . .                                 | 10        |
| 2.13     | History of Programmable Logic . . . . .                       | 10        |
| <b>3</b> | <b>FPGA Architecture</b>                                      | <b>11</b> |
| 3.1      | Core Components of FPGA . . . . .                             | 12        |
| 3.1.1    | 1. Configurable Logic Blocks (CLBs) / Logic blocks . . . . .  | 12        |
| 3.1.2    | 2. Programmable Interconnect Network / Interconnect . . . . . | 13        |
| 3.1.3    | 3. Input/Output Blocks (IOBs) . . . . .                       | 17        |
| 3.2      | Additional FPGA Resources . . . . .                           | 19        |
| 3.2.1    | 4. Block RAM (BRAM) . . . . .                                 | 19        |
| 3.2.2    | 5. DSP Blocks . . . . .                                       | 20        |
| 3.2.3    | 6. Clock Management Resources . . . . .                       | 21        |
| <b>4</b> | <b>FPGA Development Process</b>                               | <b>23</b> |
| 4.1      | 1. Design & Specification Stage . . . . .                     | 23        |
| 4.1.1    | 1. Design Specification . . . . .                             | 24        |
| 4.1.2    | 2. IP Design and System-Level Integration . . . . .           | 24        |
| 4.1.3    | 3. IP Subsystem Design . . . . .                              | 24        |
| 4.1.4    | 4. Hard IP Cores . . . . .                                    | 24        |
| 4.2      | 2. Design Entry Stage . . . . .                               | 25        |
| 4.2.1    | 1. RTL Design (Design Entry) . . . . .                        | 25        |
| 4.2.2    | 2. I/O Planning . . . . .                                     | 25        |
| 4.2.3    | 3. Clock Planning . . . . .                                   | 25        |
| 4.3      | 3. Verification (Pre-Synthesis) stage . . . . .               | 25        |
| 4.3.1    | 1. Behavioral / Functional Simulation . . . . .               | 26        |
| 4.3.2    | 2. Design Analysis and Simulation . . . . .                   | 26        |
| 4.4      | 4. Synthesis Stage . . . . .                                  | 26        |
| 4.4.1    | Synthesis Substages . . . . .                                 | 26        |
| 4.5      | 5. Constraint Definition . . . . .                            | 28        |
| 4.5.1    | Types of Constraints . . . . .                                | 28        |
| 4.5.2    | Common and Important Timing Constraints . . . . .             | 28        |

|          |                                                              |           |
|----------|--------------------------------------------------------------|-----------|
| 4.6      | 6. Implementation (Place and Route) Stage . . . . .          | 29        |
| 4.6.1    | 1. Implementation (Overall Stage) . . . . .                  | 29        |
| 4.6.2    | 2. Placement . . . . .                                       | 30        |
| 4.6.3    | 3. Routing . . . . .                                         | 30        |
| 4.6.4    | 4. Optimization During Implementation . . . . .              | 30        |
| 4.6.5    | 5. Output of Implementation . . . . .                        | 30        |
| 4.7      | 7. Static Timing Analysis (STA) . . . . .                    | 31        |
| 4.7.1    | Objectives of STA . . . . .                                  | 31        |
| 4.7.2    | Key Timing Concepts . . . . .                                | 31        |
| 4.7.3    | STA Process . . . . .                                        | 32        |
| 4.7.4    | STA Reports . . . . .                                        | 33        |
| 4.8      | 8. Post-Implementation Verification stage . . . . .          | 33        |
| 4.8.1    | Types of Post-Implementation Simulation . . . . .            | 33        |
| 4.8.2    | Important Concepts . . . . .                                 | 34        |
| 4.8.3    | Limitations . . . . .                                        | 34        |
| 4.8.4    | Importance . . . . .                                         | 34        |
| 4.9      | 9. Bitstream Generation and Device Programming . . . . .     | 34        |
| 4.9.1    | Bitstream Generation . . . . .                               | 34        |
| 4.9.2    | Device Programming . . . . .                                 | 35        |
| 4.10     | 10. Hardware Verification . . . . .                          | 35        |
| 4.10.1   | Hardware Testing and Debugging . . . . .                     | 35        |
| 4.10.2   | Hardware Debug and Validation . . . . .                      | 36        |
| 4.11     | 11. Optimization and Iteration . . . . .                     | 36        |
| 4.11.1   | Key Optimization Areas . . . . .                             | 36        |
| 4.11.2   | Iteration Process . . . . .                                  | 36        |
| 4.11.3   | Importance . . . . .                                         | 37        |
| 4.12     | Comprehensive FPGA Design Flow Comparison . . . . .          | 37        |
| 4.12.1   | High-Level Mapping Summary . . . . .                         | 39        |
| 4.13     | Xilinx / AMD Vivado design flow . . . . .                    | 40        |
| 4.14     | Intel / Altera Quartus design flow . . . . .                 | 41        |
| <b>5</b> | <b>FPGA Bootup Sequence</b>                                  | <b>41</b> |
| 5.1      | 1. Generic FPGA Boot Sequence (SRAM-Based) . . . . .         | 42        |
| 5.1.1    | Step 1: Power-On Reset and Physical Initialization . . . . . | 42        |
| 5.1.2    | Step 2: Configuration Mode Selection . . . . .               | 42        |
| 5.1.3    | Step 3: Configuration Controller Activation . . . . .        | 42        |
| 5.1.4    | Step 4: Bitstream Loading . . . . .                          | 42        |
| 5.1.5    | Step 5: Initialization Phase . . . . .                       | 42        |
| 5.1.6    | Step 6: User Mode Entry . . . . .                            | 42        |
| 5.2      | 2. Non-Volatile FPGA / CPLD Boot . . . . .                   | 43        |
| 5.3      | 3. SoC FPGA Boot Sequence (Detailed) . . . . .               | 43        |
| 5.3.1    | Step 1: Power-On and Reset . . . . .                         | 43        |
| 5.3.2    | Step 2: Boot ROM Execution . . . . .                         | 43        |
| 5.3.3    | Step 3: FSBL (First Stage Boot Loader) . . . . .             | 43        |
| 5.3.4    | Step 4: FPGA Configuration (PL Initialization) . . . . .     | 43        |
| 5.3.5    | Step 5: U-Boot or Second Stage Boot Loader . . . . .         | 43        |
| 5.3.6    | Step 6: Operating System Boot . . . . .                      | 44        |
| 5.3.7    | Step 7: Runtime Operation . . . . .                          | 44        |

|          |                                                                              |           |
|----------|------------------------------------------------------------------------------|-----------|
| 5.4      | Control Transition Summary . . . . .                                         | 44        |
| 5.5      | Xilinx vs Intel FPGA Boot Comparison . . . . .                               | 44        |
| 5.6      | Xilinx vs Intel SoC Boot Comparison . . . . .                                | 45        |
| 5.7      | Important Components in Boot Flow . . . . .                                  | 45        |
| <b>6</b> | <b>Intel / Altera FPGA Architecture</b>                                      | <b>45</b> |
| 6.1      | Overview . . . . .                                                           | 45        |
| 6.2      | Core Architectural Components . . . . .                                      | 45        |
| 6.3      | Embedded Memory Resources . . . . .                                          | 46        |
| 6.4      | DSP and Arithmetic Resources . . . . .                                       | 46        |
| 6.5      | Clocking Resources . . . . .                                                 | 47        |
| 6.6      | Configuration Memory . . . . .                                               | 47        |
| 6.7      | Routing Hierarchy . . . . .                                                  | 47        |
| <b>7</b> | <b>Intel / Altera FPGA Families</b>                                          | <b>47</b> |
| 7.1      | Overview . . . . .                                                           | 47        |
| 7.2      | Key Differentiation Factors . . . . .                                        | 47        |
| 7.3      | FPGA Family Overview . . . . .                                               | 48        |
| 7.3.1    | 1. Cyclone Series (Low-Cost, Low Power) . . . . .                            | 48        |
| 7.3.2    | 2. Arria Series (Mid-Range Performance) . . . . .                            | 48        |
| 7.3.3    | 3. Stratix Series (High Performance) . . . . .                               | 48        |
| 7.3.4    | 4. MAX Series (Non-Volatile CPLD-like Devices) . . . . .                     | 48        |
| 7.3.5    | 5. Agilex Series (Next-Generation High Performance) . . . . .                | 48        |
| 7.4      | Intel FPGA Family Comparison . . . . .                                       | 49        |
| 7.4.1    | FPGA vs SoC Variants . . . . .                                               | 50        |
| <b>8</b> | <b>Intel / Altera FPGA Family-wise Architecture Evolution</b>                | <b>50</b> |
| 8.1      | Evolution of Logic Blocks . . . . .                                          | 50        |
| 8.1.1    | 1. Early Families (Cyclone II / III, Stratix II / III) . . . . .             | 50        |
| 8.1.2    | 2. Transition Phase (Cyclone IV / V, Arria II / V, Stratix IV / V) . . . . . | 51        |
| 8.1.3    | 3. Modern Architecture (Stratix V onward, Arria 10, Cyclone 10) . . . . .    | 51        |
| 8.1.4    | 4. Latest Generation (Agilex Series) . . . . .                               | 51        |
| 8.1.5    | LUT and Logic Evolution . . . . .                                            | 51        |
| 8.2      | Evolution of LAB (Logic Array Block) . . . . .                               | 51        |
| 8.2.1    | Changes Across Families: . . . . .                                           | 51        |
| 8.3      | Register and Sequential Logic Evolution . . . . .                            | 52        |
| 8.4      | Carry Chain and Arithmetic Improvements . . . . .                            | 52        |
| 8.5      | Memory Architecture Evolution . . . . .                                      | 52        |
| 8.6      | DSP Block Evolution . . . . .                                                | 52        |
| 8.7      | Interconnect Evolution . . . . .                                             | 52        |
| 8.8      | Clocking and Timing Improvements . . . . .                                   | 52        |
| 8.9      | Process Technology Evolution . . . . .                                       | 52        |
| <b>9</b> | <b>Xilinx / AMD FPGA Architecture</b>                                        | <b>53</b> |
| 9.1      | Overview . . . . .                                                           | 53        |
| 9.2      | Core Architectural Components . . . . .                                      | 53        |
| 9.2.1    | 1. Configurable Logic Blocks (CLBs) . . . . .                                | 53        |
| 9.2.2    | 2. Look-Up Tables (LUTs) . . . . .                                           | 53        |

|           |                                                                             |           |
|-----------|-----------------------------------------------------------------------------|-----------|
| 9.2.3     | 3. Flip-Flops and Registers . . . . .                                       | 54        |
| 9.2.4     | 4. Slices (CLB Substructure) . . . . .                                      | 54        |
| 9.2.5     | 5. Carry Chains . . . . .                                                   | 54        |
| 9.3       | Programmable Interconnect . . . . .                                         | 54        |
| 9.4       | Input/Output Blocks (IOBs) . . . . .                                        | 54        |
| 9.5       | Memory Resources . . . . .                                                  | 55        |
| 9.5.1     | 1. Block RAM (BRAM) . . . . .                                               | 55        |
| 9.5.2     | 2. Distributed Memory . . . . .                                             | 55        |
| 9.6       | DSP Blocks . . . . .                                                        | 55        |
| 9.7       | Clock Management Resources . . . . .                                        | 55        |
| 9.8       | Configuration Memory . . . . .                                              | 55        |
| 9.9       | Routing Hierarchy . . . . .                                                 | 55        |
| <b>10</b> | <b>Xilinx / AMD FPGA &amp; SoC Families</b>                                 | <b>56</b> |
| 10.1      | Overview . . . . .                                                          | 56        |
| 10.2      | Xilinx / AMD FPGA & SoC Families overview . . . . .                         | 56        |
| 10.2.1    | 1. Spartan Series (Low-Cost) . . . . .                                      | 56        |
| 10.2.2    | 2. Artix Series (Low Power, Mid-Range) . . . . .                            | 56        |
| 10.2.3    | 3. Kintex Series (Mid-Range Performance) . . . . .                          | 56        |
| 10.2.4    | 4. Virtex Series (High Performance) . . . . .                               | 57        |
| 10.2.5    | 5. Zynq Series (SoC FPGA) . . . . .                                         | 57        |
| 10.2.6    | 6. UltraScale / UltraScale+ Families . . . . .                              | 57        |
| 10.2.7    | 7. Versal ACAP (Adaptive Compute Acceleration Platform) . . . . .           | 57        |
| 10.3      | Xilinx FPGA Family Comparison (Typical Ranges) . . . . .                    | 57        |
| 10.4      | FPGA vs SoC vs ACAP . . . . .                                               | 58        |
| <b>11</b> | <b>Xilinx / AMD FPGA Architecture Evolution</b>                             | <b>59</b> |
| 11.1      | Overview . . . . .                                                          | 59        |
| 11.2      | 1. Pre-7 Series (Spartan-3/6, Virtex-4/5/6) . . . . .                       | 59        |
| 11.2.1    | Logic (LUTs, Registers, CLB) . . . . .                                      | 59        |
| 11.2.2    | BRAM . . . . .                                                              | 59        |
| 11.2.3    | DSP . . . . .                                                               | 59        |
| 11.2.4    | Interconnect . . . . .                                                      | 59        |
| 11.3      | 2. 7-Series Architecture (Spartan-7, Artix-7, Kintex-7, Virtex-7) . . . . . | 60        |
| 11.3.1    | Logic (LUTs, Registers, CLB) . . . . .                                      | 60        |
| 11.3.2    | Registers . . . . .                                                         | 60        |
| 11.3.3    | BRAM . . . . .                                                              | 60        |
| 11.3.4    | DSP . . . . .                                                               | 60        |
| 11.3.5    | Interconnect . . . . .                                                      | 60        |
| 11.4      | 3. UltraScale Architecture . . . . .                                        | 61        |
| 11.4.1    | Key Innovation . . . . .                                                    | 61        |
| 11.4.2    | Logic (CLB, LUTs, Registers) . . . . .                                      | 61        |
| 11.4.3    | BRAM . . . . .                                                              | 61        |
| 11.4.4    | Registers . . . . .                                                         | 61        |
| 11.4.5    | DSP . . . . .                                                               | 61        |
| 11.4.6    | Interconnect . . . . .                                                      | 61        |
| 11.4.7    | Clocking . . . . .                                                          | 62        |
| 11.5      | 4. UltraScale+ Architecture . . . . .                                       | 62        |

|           |                                                          |           |
|-----------|----------------------------------------------------------|-----------|
| 11.5.1    | Key Enhancements . . . . .                               | 62        |
| 11.5.2    | Logic (LUTs, Registers, CLB) . . . . .                   | 62        |
| 11.5.3    | BRAM and Memory . . . . .                                | 62        |
| 11.5.4    | DSP . . . . .                                            | 62        |
| 11.5.5    | Interconnect . . . . .                                   | 62        |
| 11.5.6    | High-Speed Features . . . . .                            | 62        |
| 11.5.7    | Integration . . . . .                                    | 63        |
| 11.6      | Key Architectural Evolution Summary . . . . .            | 63        |
| <b>12</b> | <b>Zynq</b>                                              | <b>63</b> |
| 12.1      | References . . . . .                                     | 63        |
| <b>13</b> | <b>FPGA development process overview</b>                 | <b>64</b> |
| <b>14</b> | <b>Vivado</b>                                            | <b>64</b> |
| <b>15</b> | <b>Petalinux</b>                                         | <b>64</b> |
| 15.1      | Petalinux Design Flow . . . . .                          | 65        |
| 15.2      | QEMU . . . . .                                           | 66        |
| <b>16</b> | <b>Version Control: Git, Bitbucket</b>                   | <b>66</b> |
| <b>17</b> | <b>Scripting</b>                                         | <b>68</b> |
| 17.1      | Shell . . . . .                                          | 68        |
| 17.1.1    | Time commands and set variables . . . . .                | 68        |
| 17.1.2    | Bash startup . . . . .                                   | 69        |
| 17.1.3    | Sourcing and aliasing with bash . . . . .                | 69        |
| 17.1.4    | echo command . . . . .                                   | 70        |
| 17.1.5    | The typeset and declare commands for variables . . . . . | 70        |
| 17.1.6    | Debugging . . . . .                                      | 70        |
| 17.2      | TCL . . . . .                                            | 71        |
| <b>18</b> | <b>CMake</b>                                             | <b>71</b> |
| <b>19</b> | <b>Linux Commands</b>                                    | <b>71</b> |
| 19.1      | File Commands . . . . .                                  | 71        |
| 19.2      | Process management . . . . .                             | 71        |
| 19.3      | File permission . . . . .                                | 72        |
| 19.4      | Searching . . . . .                                      | 72        |
| 19.5      | System Info . . . . .                                    | 72        |
| 19.6      | Compression . . . . .                                    | 73        |
| 19.7      | Network . . . . .                                        | 73        |
| 19.8      | Shortcuts . . . . .                                      | 73        |
| 19.9      | Miscellaneous . . . . .                                  | 73        |
| <b>20</b> | <b>FPGA overview Material</b>                            | <b>74</b> |
| <b>21</b> | <b>Important References for additional information</b>   | <b>74</b> |
| <b>22</b> | <b>Books</b>                                             | <b>74</b> |

# 1 FPGA

- FPGA Overview
- FPGA History
- FPGA Architecture
- FPGA Design Flow
- FPGA Bootup Sequence
- Intel FPGA
- Xilinx FPGA
- Zynq
- Software & Tools
  
- Links & References

## 2 FPGA Introduction and Overview

### 2.1 What is an FPGA?

- FPGA stands for Field-Programmable Gate Array, which is a reconfigurable integrated circuit used to implement custom digital logic designs.
- It consists of programmable logic blocks and programmable interconnections that can be configured to perform specific functions.
- The functionality of an FPGA is defined by configuration data, often called a bitstream, rather than fixed hardware.
- Unlike application-specific integrated circuits, FPGAs can be reprogrammed after manufacturing.
- They are widely used to implement complex and high-performance digital systems.

### 2.2 How an FPGA is customized (with programming)

1. **Design Entry**
  - The system is described using a hardware description language such as Verilog or VHDL.
2. **Synthesis and Implementation**
  - The design is converted into a gate-level representation using synthesis tools.
  - The design is then mapped, placed, and routed onto the FPGA resources.
3. **Configuration**
  - A configuration file called a bitstream is generated.
  - This bitstream is loaded into the FPGA to define its internal hardware behavior.

### 2.3 Key Features of FPGAs

- FPGAs are reconfigurable, allowing multiple design iterations on the same hardware.

- They support parallel processing, enabling multiple operations to execute simultaneously.
- They allow implementation of custom hardware tailored to specific applications.
- They provide a shorter time-to-market compared to application-specific integrated circuits.
- They can handle designs of varying complexity, from simple logic to full systems.

## 2.4 FPGA vs Microcontroller

FPGAs may sound similar to microcontrollers, but it's very important to understand the differences.

| Feature         | FPGA                                     | Microcontroller                  |
|-----------------|------------------------------------------|----------------------------------|
| Operation       | Hardware-defined functionality           | Software-driven execution        |
| Flexibility     | Fully reconfigurable                     | Fixed architecture               |
| Execution Model | Parallel execution                       | Sequential execution             |
| Capability      | Can implement custom logic or processors | Executes predefined instructions |
| Use Case        | High-performance and custom systems      | Embedded control applications    |

## 2.5 Programmable Logic Devices (PLDs)

Programmable Logic Devices are integrated circuits that can be configured by the user to implement custom digital logic functions.

- Unlike fixed-function ICs, PLDs allow modification of hardware behavior even after manufacturing.
- **Purpose:** Used to implement combinational and sequential logic such as decoders, counters, and state machines.
- **Advantage in Design :** Reduce the need for multiple discrete components, simplifying circuit design and improving reliability.

### 2.5.1 Types of PLDs

- **SPLD (Simple Programmable Logic Device)** is used for basic logic functions.
- **CPLD (Complex Programmable Logic Device)** supports moderate complexity with predictable timing.
- **FPGA (Field-Programmable Gate Array)** supports highly complex and scalable designs.




Figure 1: PLD Classification

- **Applications**

Widely used in digital systems, embedded applications, and rapid prototyping.

- FPGAs are a type of programmable logic device used for implementing digital logic.

## 2.6 CPLD vs FPGA

- CPLDs offer predictable timing and are suitable for simple control logic and glue logic applications.
- CPLDs have limited scalability due to a smaller number of flip-flops.
- FPGAs provide higher logic density and are suitable for complex systems such as processors and communication interfaces.
- FPGAs offer greater flexibility due to their rich routing and architecture.

## 2.7 Application Specific Integrated Circuits (ASIC)

Application-Specific Integrated Circuits are custom-designed chips built to perform a specific function or application.

- **Key Idea:** Unlike programmable devices, ASICs have fixed functionality that cannot be changed after fabrication.
- **Purpose:** Used for high-performance and optimized implementations of specific tasks such as signal processing, networking, and consumer electronics.
- **Advantage in Design:** Provide very high performance, low power consumption, and optimized area for a given application.
- **Design Characteristics**

- Tailored for a single application
- Highly optimized for speed, power, and area
- Requires full custom or semi-custom design flow
- **Development Aspects**
  - High initial (non-recurring) cost
  - Long design and fabrication cycle
  - Cost-effective only for high-volume production
- **Applications**

Used in processors, smartphones, networking chips, automotive systems, and consumer electronics.
- **Key Benefits**

Offer maximum efficiency and performance for specific applications, making them ideal for large-scale production.

## 2.8 FPGA vs ASIC vs Microprocessor

| Feature           | FPGA             | ASIC                    | Microprocessor     |
|-------------------|------------------|-------------------------|--------------------|
| Reconfigurability | Reprogrammable   | Fixed after fabrication | Fixed architecture |
| Performance       | Moderate to high | Very high               | Moderate           |
| Development Cost  | Low              | Very high               | Low                |
| Unit Cost         | Moderate         | Low at high volume      | Moderate           |
| Time to Market    | Short            | Long                    | Short              |
| Flexibility       | High             | None                    | Limited            |

## 2.9 Advantages of FPGA

- FPGAs are reprogrammable, allowing design updates without hardware changes.
- They enable faster prototyping compared to ASIC design.
- They have lower initial development cost.
- They support parallel processing for high performance.
- They are widely used for ASIC prototyping and verification.

## 2.10 Limitations of FPGA

- FPGAs consume more power compared to ASICs.
- They offer lower performance compared to optimized ASIC designs.
- They require more area for the same functionality.
- They require specialized tools and design expertise.

## 2.11 Applications of FPGA

- Autonomous vehicles and advanced driver assistance systems.
  - Internet of Things and embedded systems.
  - Data centers and cloud computing acceleration.
  - Robotics and machine vision systems.
  - Communication systems including 5G networks.
  - High-resolution video processing and surveillance.
  - Medical diagnostics and bioinformatics.
- 

## 2.12 Suggested Readings:

- FPGAs for Dummies, Altera Version, available here: <http://design.altera.com/New2FPGAeBook>, Chapters 1, 2, and 5 (27 pages).
  - Rapid Prototyping of Digital Systems: SOPC Edition, by Hamblen, Hall and Furman; ISBN 9780387726700, Chapter 3 (14 pages)
  - Design Recipes for FPGAs Using Verilog and VHDL, 2nd Edition, by Peter Wilson, Chapter 2 (7 pages)
- 

## 2.13 History of Programmable Logic

**TTL(Transistor Transistor Logic) logic design** Implementing logic by using basic logic functions available on separate chips/ ICs (ex: Texas Instruments 7400 device family) on a bread-board. Methodology:

- Creating truth table.
- Creation Karnaugh map.
- Generate logical expression.

- Final logic implementation.

**Programmable logic Programmable Array Logic(PAL)** Simplest implementation of programmable logic. Logic gates and registers fixed. Programmable sum of products array and output control. Floating-gate transistors at array crossings set to never conduct after applying programming voltages.

Put image here

**Programmable Logic Devices (PLD)** Arrange multiple PAL arrays in a single device. It is comprised of: i. Variable product term distribution ii. Programmable macrocells

Programmable macrocells: Generated programmable output from sum of products. Provided feedback (using output pin as input)

**Complex Programmable Logic Devices (CPLD)** Combine multiple PLDs(logic blocks) in a single device with programmable interconnect and I/O.

Put image here:

CPLD logic block or Logic Array Blocks(LAB):

Contain multiple macrocells (typically 4 to 20) Local programmable interconnect like a PLD.

**Other architectures Programmable Interconnect Array(PI or PIA)** Similar to PAL programming technology. Global routing connects any signal to any destination in device. Programmed with EPROM,EEPROM or flash technology.

**I/O control blocks** Introduction in CPLDs. Separated from logic by PI. I/O specific logic provides control, more features. Tri-state buffer control to enable input, outputs, or bidirectional on any I/O pin.

**In-System Programming (ISP) with JTAG** Simple 4 or 5 wire serial interface. Shifts data through one or more devices on a board (JTAG chain). Used for device self test or ISP. PLD Hardware generates EEPROM programming voltages controlled by JTAG interface.

### 3 FPGA Architecture

- FPGA architecture defines how programmable resources inside the chip are organized to implement digital logic.
- It consists of an array of configurable logic blocks, programmable interconnects, and input/output blocks.
- The architecture enables mapping of a hardware design onto physical resources through configuration memory.
- It is designed to support flexibility, scalability, and parallel execution of digital circuits.

## 3.1 Core Components of FPGA

### 3.1.1 1. Configurable Logic Blocks (CLBs) / Logic blocks

- CLBs are the primary building units used to implement logic functions.
- Each CLB contains **Look-Up Tables (LUTs)**, **flip-flops**, and **multiplexers**.
- LUTs implement combinational logic by storing truth tables.
- Flip-flops are used for sequential logic and storage.
- CLBs can be configured to perform arithmetic, logic, and control operations.
- CLBs are arranged in a grid and connected through the programmable interconnect network.
- They provide flexibility to implement arithmetic, control, and data processing logic.
- The functionality of a CLB is defined by configuration memory.

#### 3.1.1.1 Look-Up Tables (LUTs)

- LUTs are small memory elements that implement Boolean functions.
- LUTs implement combinational logic by storing truth table values in memory.
- Inputs to the LUT act as address lines, and stored values represent output logic.
- An N-input LUT can implement any Boolean function of N variables.
- LUT size determines the complexity of logic that can be implemented in a single block.
- LUTs are the fundamental units for combinational logic implementation.
- LUTs can also be configured as small memory elements or shift registers.

#### 3.1.1.2 Multiplexers (MUXs)

- Multiplexers are used to select between multiple input signals within a CLB.
- They enable flexible routing of signals between LUT outputs, registers, and interconnects.
- MUXs allow combining outputs of multiple LUTs to implement larger logic functions.
- They play a key role in optimizing resource utilization.
- 
- Registers are collections of flip-flops used for storing multi-bit data.

- They are used for data storage, synchronization, and buffering.
- Registers help in breaking long combinational paths to improve timing.
- Essential for implementing sequential circuits and pipelines.

#### 3.1.1.4 Flip-Flops

- A flip-flop is a device which stores a single bit of data; one of its two states represents a "one" and the other represents a "zero".
- Flip-flops store binary data and are used for sequential logic.
- They are typically edge-triggered and synchronized with a clock.
- Used for pipelining, state machines, and data storage.
- Located within or near CLBs for efficient routing.

Types: D FF, JK FF, T FF.

- D Flip-flop: Aligns input data to the clock edges.
- JK Flip-flop
- T Flip-flop


---

### 3.1.2 2. Programmable Interconnect Network / Interconnect

- FPGA interconnect is the programmable routing network that connects logic blocks, memory, and input/output blocks inside the FPGA.
- It comprises of wires, switches, and programmable routing matrices.
- It enables communication between different parts of the design by forming signal paths.
- The interconnect is configured using configuration memory to implement required connections.
- It is one of the most critical components affecting performance, area, and power.

#### 3.1.2.1 Structure of Interconnect

- The interconnect consists of **routing wires and programmable switches** distributed across the FPGA fabric.
- Wires run horizontally and vertically to form a routing grid.



| Inputs |   | Outputs   |                |
|--------|---|-----------|----------------|
| CK     | D | Q         | $\overline{Q}$ |
| 0      | X | No change |                |
| 1      | 0 | 0         | 1              |
| 1      | 1 | 1         | 0              |




Figure 2: D Flip Flop




Figure 3: Timing diagram of D Flip flop

- Switches are controlled by configuration bits to connect or disconnect wires.
- The structure is hierarchical to support both short and long-distance connections.

### 3.1.2.2 Types of Routing Resources

#### 1. Local Interconnect

- Connects elements within a logic block or between nearby blocks.
- Provides fast and low-delay communication.
- Used for short paths such as connections between LUTs and flip-flops.

#### 2. General-Purpose Routing

- Connects logic blocks across the FPGA fabric.
- Offers flexibility to implement arbitrary connections.
- Used for most signal routing in a design.

#### 3. Global Routing

- Dedicated routing for high-fanout signals such as clocks and resets.
- Provides low skew and uniform delay across the device.

# Interconnect Fabric




Figure 4: Interconnect

- Ensures synchronized operation of sequential logic.

### 3.1.2.3 Programmable Switches

- The interconnects are typically implemented by switch boxes which contain a number of simple semiconductor switches.
- Each of these switches is either open or closed depending on a logic state in it's input.
- Implemented using pass transistors, multiplexers, or transmission gates.
- Controlled by configuration memory bits.
- Determine how routing wires are connected.
- Influence delay, power consumption, and signal integrity.

### 3.1.2.4 Performance Considerations

- Interconnect delay often dominates total circuit delay.
- Longer routes increase propagation delay and power consumption.
- Congestion can limit achievable performance.
- Efficient routing improves timing closure and resource utilization.

# Switch Box




Figure 5: Switch Box

## 3.1.3 3. Input/Output Blocks (IOBs)

- Input/Output Blocks are dedicated interface circuits that connect the internal FPGA logic to external pins.
- They provide electrical and logical interfacing between on-chip signals and off-chip devices.
- IOBs are located at the periphery of the FPGA device.
- Their behavior is configurable through the FPGA configuration memory.
- They ensure reliable data transfer between the FPGA and external systems.

### 3.1.3.1 Functions of IOBs

- Convert internal logic signals to appropriate voltage and current levels for external communication.
- Receive external signals and condition them for use inside the FPGA.
- Support input, output, and bidirectional signal modes.
- Provide timing control and synchronization with internal logic.

### **3.1.3.2 Key Components of IOBs**

#### **1. Input Buffer**

- Accepts signals from external pins and converts them to internal logic levels.
- Provides signal conditioning such as noise filtering and level adaptation.
- Ensures compatibility with different I/O standards.

#### **2. Output Buffer**

- Drives signals from internal logic to external pins.
- Controls output strength and voltage levels.
- Supports different drive strengths depending on load requirements.

#### **3. Bidirectional Buffer**

- Allows a single pin to act as both input and output.
- Direction is controlled by an enable signal.
- Commonly used in shared data buses.

#### **4. Input and Output Registers**

- Registers can be placed in IOBs for improved timing performance.
- Input registers capture incoming data close to the pin.
- Output registers stabilize outgoing signals.
- Help reduce delay and improve synchronization.

### **3.1.3.3 I/O Standards Support**

- IOBs support multiple electrical standards such as CMOS, LVTTTL, and differential signaling standards.
- Voltage levels and signaling modes are configurable.
- Ensures compatibility with various external devices and interfaces.

### **3.1.3.4 Timing and Signal Integrity**

- IOBs play a critical role in meeting timing constraints.
- Placement of registers in IOBs reduces clock-to-output and input delay.

- Proper configuration improves signal integrity and reduces noise.
  - Supports high-speed data transfer with minimal distortion.
- 

## 3.2 Additional FPGA Resources

### 3.2.1 4. Block RAM (BRAM)

- Block RAM is a dedicated on-chip memory resource inside an FPGA used for efficient data storage.
- It is implemented as **true memory blocks**, separate from logic resources such as LUTs.
- BRAM provides higher density, speed, and efficiency compared to distributed memory.
- It is used for storing data, buffering, and implementing memory-intensive functions.
- BRAM is configurable in size, width, and operational mode.

#### 3.2.1.1 Key Characteristics

- BRAM is a **synchronous memory**, meaning all read and write operations are controlled by a clock.
- It supports configurable **data widths and memory depths**.
- Multiple BRAM blocks can be combined to create larger memories.
- Offers significantly lower latency and higher bandwidth than external memory for on-chip operations.
- Efficient use of silicon area compared to implementing memory using LUTs.

#### 3.2.1.2 Memory Organization

- Organized as an array of memory cells addressed by input address lines.
- Each memory location stores a word of data.
- Address width determines memory depth, and data width determines word size.
- Supports flexible configurations such as wide and narrow memory structures.

#### 3.2.1.3 Modes of Operation

##### 1. Single-Port Mode

- One port is used for both read and write operations.
- Suitable for simple memory usage where access is sequential.

##### 2. Dual-Port Mode

- Provides two independent ports for simultaneous access.
- Can support concurrent read and write operations.
- Useful for high-performance and parallel data processing.

##### 3. True Dual-Port Mode

- Both ports can independently perform read or write operations.
- Enables maximum flexibility and throughput.

#### 3.2.1.4 Read and Write Operations

- **Write Operation:** Data is written into memory at a specified address on a clock edge.
- **Read Operation:** Data is read from memory based on address input, typically synchronized with clock.
- Output data may be registered to improve timing performance.

#### 3.2.1.5 BRAM vs Distributed Memory

- BRAM is implemented as dedicated memory blocks, while distributed memory uses LUTs.
- BRAM is more efficient for large memory requirements.
- Distributed memory is useful for small, localized storage.
- BRAM offers better performance and lower power for large data storage.

#### 3.2.1.6 Applications of BRAM

- Data buffers and FIFOs.
  - Lookup tables for algorithms.
  - Instruction and data memory for embedded processors.
  - Video and image processing storage.
  - Temporary storage in signal processing systems.
- 

### 3.2.2 5. DSP Blocks

- DSP blocks are dedicated hardware units inside an FPGA optimized for high-speed arithmetic and signal processing operations.
- They are designed to efficiently perform operations such as multiplication, addition, and accumulation.
- DSP blocks reduce the need to implement complex arithmetic using general logic resources like LUTs.
- They provide higher performance and lower power consumption for compute-intensive tasks.

#### 3.2.2.1 Key Functions

- Perform **multiplication**, especially signed and unsigned integer multiplication.
- Support **multiply-accumulate (MAC)** operations, which are fundamental in DSP algorithms.
- Execute addition, subtraction, and arithmetic combinations efficiently.
- Enable high-throughput arithmetic operations with minimal latency.
- Support fixed-point and sometimes floating-point arithmetic depending on configuration.

### 3.2.2.2 Internal Components

- **Multiplier Unit** performs fast parallel multiplication of input operands.
- **Adder or Accumulator** adds multiplication results or accumulates values over time.
- **Registers** store intermediate and final results to support pipelining.
- **Control Logic** manages operation modes and data flow.

### 3.2.2.3 Pipelining and Performance

- DSP blocks support pipelining by inserting registers between stages of computation.
- Pipelining improves operating frequency and throughput.
- Allows multiple operations to be processed simultaneously at different stages.
- Reduces critical path delay compared to LUT-based implementations.

### 3.2.2.4 Modes of Operation

- **Standalone Arithmetic Mode** performs individual operations such as multiplication or addition.
  - **Multiply-Accumulate Mode** combines multiplication and addition in a single operation.
  - **Chained Mode** allows multiple DSP blocks to be connected for complex computations.
- 

## 3.2.3 6. Clock Management Resources

- Clock management resources are dedicated circuits inside an FPGA used to generate, modify, and distribute clock signals.
- They ensure reliable and synchronized operation of sequential logic across the device.
- These resources help control clock frequency, phase, and timing characteristics.
- They are essential for achieving high performance and timing closure in designs.

### 3.2.3.1 Key Functions

- Generate internal clocks from external clock sources.
- Modify clock frequency by multiplication or division.
- Adjust clock phase and duty cycle.

- Distribute clocks with low skew across the FPGA.
- Synchronize different clock domains.

### **3.2.3.2 Core Components**

#### **1. Phase-Locked Loops (PLLs)**

- PLLs generate stable clock signals by locking output frequency and phase to an input reference clock.
- Used for frequency multiplication, division, and phase shifting.
- Help reduce jitter and improve clock stability.
- Widely used for high-speed and precise timing applications.

#### **2. Delay-Locked Loops (DLLs)**

- DLLs align clock edges by adjusting delay rather than frequency.
- Used for phase alignment and clock skew correction.
- Improve timing accuracy across different parts of the FPGA.

#### **3. Clock Buffers**

- Dedicated buffers distribute clock signals across the FPGA fabric.
- Designed to minimize skew and delay differences.
- Support high fanout signals such as global clocks.
- Ensure consistent timing across logic blocks.

#### **4. Global Clock Networks**

- Specialized routing resources for distributing clocks efficiently.
- Provide low-skew and low-latency clock distribution.
- Used for system-wide clock signals.
- Separate from general routing to maintain signal integrity.

#### **5. Regional and Local Clocks**

- Regional clocks serve specific areas of the FPGA to reduce delay.
- Local clocks are used for smaller sections or specific logic blocks.

- Enable efficient clock distribution in large designs.
- Help reduce power consumption and routing congestion.

## 4 FPGA Development Process

- FPGA development is the process of converting a hardware idea into a configured FPGA that performs the desired digital function.
- The flow transforms a high-level description into a physical implementation using synthesis, placement, routing, and configuration.
- The process is iterative and includes verification at multiple stages to ensure correctness and performance.




Figure 6: FPGA development process

### 4.1 1. Design & Specification Stage

- The Design and Specification stage defines **what the FPGA must implement** before any coding begins.
- It includes system requirements, architecture planning, and identification of reusable IP.
- Decisions made here directly impact performance, resource usage, and development time.

#### **4.1.1 1. Design Specification**

- Defines functional requirements such as input and output behavior, data rates, latency, and protocols.
- Includes performance targets such as clock frequency, throughput, and power constraints.
- Identifies interfaces such as memory, communication buses, and external peripherals.
- Establishes design constraints such as timing budgets and resource limits.
- Produces system-level documentation and block diagrams.

#### **4.1.2 2. IP Design and System-Level Integration**

- Breaks the system into reusable modules or IP blocks.
- Integrates vendor IP cores such as memory controllers, DSP blocks, and communication interfaces.
- Defines interconnections between modules using standard interfaces such as AXI or Avalon.
- Ensures compatibility between different IP blocks in terms of clocking and data width.
- Reduces development time by reusing pre-verified components.

#### **4.1.3 3. IP Subsystem Design**

- Groups related IP blocks into subsystems such as processing pipelines or communication units.
- Defines data flow, control logic, and buffering between modules.
- Handles clock domain boundaries and synchronization between subsystems.
- Optimizes subsystem-level performance and resource utilization.
- Improves modularity and scalability of the overall design.

#### **4.1.4 4. Hard IP Cores**

- Hard IP cores are pre-implemented, fixed-function blocks built into the FPGA silicon.
- Examples include transceivers, PCIe controllers, DDR memory controllers, and processors.
- Provide high performance and lower power compared to soft logic implementations.
- Reduce FPGA resource usage since they do not consume LUTs or registers.
- Must be configured and integrated correctly within the system architecture.

---

## 4.2 2. Design Entry Stage

- The Design Entry stage converts system architecture into an **implementable hardware description**.
- It includes writing RTL code and defining physical aspects such as I/O and clocking.
- This stage directly impacts synthesis quality, timing closure, and hardware reliability.

### 4.2.1 1. RTL Design (Design Entry)

- RTL design describes hardware behavior using **Verilog, VHDL, or SystemVerilog**.
- It defines data flow, control logic, state machines, and module hierarchy.
- Designs are written in a **modular and hierarchical manner** for reuse and scalability.
- Synthesizable constructs must be used to ensure correct hardware mapping.
- Coding style affects area, timing, and power optimization.

### 4.2.2 2. I/O Planning

- Defines how internal signals connect to external FPGA pins.
- Includes **pin assignment, I/O standards, voltage levels, and drive strength**.
- Ensures compatibility with external devices such as sensors, memory, and communication interfaces.
- Improper I/O planning can lead to signal integrity issues or hardware damage.

### 4.2.3 3. Clock Planning

- Defines clock sources, distribution, and frequency requirements.
- Ensures proper synchronization across all sequential elements.
- Critical for achieving timing closure and reliable operation.

---

## 4.3 3. Verification (Pre-Synthesis) stage

- Pre-synthesis verification ensures that the RTL design is **functionally correct before hardware mapping**.

- It focuses on validating logic behavior without considering physical delays or FPGA resources.
- Early verification reduces debugging effort and prevents costly iterations later in the flow.

#### 4.3.1 1. Behavioral / Functional Simulation

- Behavioral simulation verifies the logical correctness of the RTL design using testbenches.
- It checks whether outputs match expected results for given inputs.
- No timing delays or physical effects are considered in this stage.
- Simulation is event-driven and based purely on HDL behavior.

#### 4.3.2 2. Design Analysis and Simulation

- Involves deeper validation of design structure, hierarchy, and basic performance.
  - Ensures correct module connectivity and signal interactions.
  - Includes static checks such as syntax, linting, and design rule verification.
  - May include preliminary timing estimation based on RTL structure.
- 

### 4.4 4. Synthesis Stage

- Synthesis converts RTL code into a **technology-mapped gate-level netlist** using FPGA primitives such as LUTs, flip-flops, and DSP blocks.
- It bridges the gap between high-level HDL description and hardware implementation.
- The quality of synthesis directly affects **area, timing, and power**.

#### 4.4.1 Synthesis Substages

##### 1. RTL Elaboration

- Parses HDL code and builds a hierarchical design representation.
- Resolves parameters, constants, and module instantiations.
- Checks syntax and detects structural issues.
- Creates an intermediate representation of the design.

##### 2. RTL Optimization

- Simplifies logic before technology mapping.

- Removes redundant logic and unused signals.
- Performs constant propagation and logic minimization.
- Improves efficiency without changing functionality.

### 3. **Technology Mapping**

- Maps optimized logic to FPGA primitives such as LUTs, flip-flops, and DSP blocks.
- Selects appropriate hardware resources based on design requirements.
- Converts abstract logic into implementable structures.

### 4. **Resource Binding**

- Assigns operations to specific hardware resources such as DSP blocks or memory blocks.
- Decides whether to use LUT-based logic or dedicated hardware.
- Impacts performance and resource utilization.

### 5. **Netlist Generation**

- Produces a gate-level netlist describing the design in terms of FPGA primitives.
- Includes connectivity between logic elements.
- Used as input for implementation (placement and routing).

### 6. **Constraint Interpretation**

- Applies timing and design constraints during synthesis.
- Influences optimization decisions such as pipelining and resource usage.
- Ensures synthesis aligns with timing requirements.

### 7. **Reporting and Analysis**

- Generates reports for:
  - Resource utilization
  - Timing estimates
  - Logic structure
- Helps identify bottlenecks and optimization opportunities.

---

## 4.5 5. Constraint Definition

- The Constraint Definition stage specifies **timing, physical, and design rules** that guide synthesis and implementation tools.
- Constraints define how the design should behave in terms of timing, clocking, and I/O placement.
- Proper constraints are essential for **timing closure, functional correctness, and reliable hardware operation**.

### 4.5.1 Types of Constraints

#### 1. Timing Constraints

- Define clock characteristics and timing requirements for all paths.
- Ensure that signals meet setup and hold timing conditions.
- Used by tools to optimize placement and routing.

#### 2. Physical Constraints

- Define pin assignments and I/O standards.
- Specify physical placement of certain blocks if required.
- Ensure compatibility with board-level design.

#### 3. Design Constraints

- Define special conditions such as false paths and multicycle paths.
- Guide tools to ignore or relax specific timing paths.
- Help improve optimization efficiency.

### 4.5.2 Common and Important Timing Constraints

#### 1. Clock Definition

- Defines primary and generated clocks in the design.
- Includes clock frequency, period, waveform, and source.
- All timing analysis is based on defined clocks.

#### 2. Input Delay

- Specifies delay between external device and FPGA input pin.
- Ensures correct timing analysis for incoming signals.

- Accounts for board-level delays and external device timing.
3. Output Delay
    - Specifies delay from FPGA output pin to external device.
    - Ensures data is available within required time at receiving device.
  4. Clock Uncertainty
    - Accounts for clock jitter and skew.
    - Reduces available timing margin to ensure robustness.
  5. False Path
    - Specifies paths that should be ignored during timing analysis.
    - Used for asynchronous or non-critical paths.
  6. Multicycle Path
    - Defines paths that require more than one clock cycle to complete.
    - Relaxes timing requirements for such paths.
  7. Maximum and Minimum Delay
    - Sets explicit delay limits for specific paths.
    - Used for fine control over timing behavior.
  8. Clock Groups
    - Defines relationships between different clock domains.
    - Used to mark clocks as asynchronous to each other.

---

## 4.6 6. Implementation (Place and Route) Stage

- The Implementation stage maps the synthesized netlist onto the **physical resources of the FPGA**.
- It converts logical design into a **fully placed and routed hardware layout**.
- This stage is critical for achieving timing, performance, and resource utilization goals.
- Implementation includes optimization, placement, and routing.

### 4.6.1 1. Implementation (Overall Stage)

- Implementation is the process of transforming the synthesized netlist into a physical design.

- It includes multiple internal optimization steps to improve timing and reduce congestion.
- Tools consider constraints such as timing, I/O placement, and clock requirements.
- Produces a design ready for timing verification and bitstream generation.

#### 4.6.2 2. Placement

- Placement assigns each logic element such as LUTs, registers, and DSP blocks to a **specific physical location** on the FPGA.
- The goal is to minimize distance between connected elements to reduce delay.
- Placement algorithms consider timing constraints and connectivity.

#### 4.6.3 3. Routing

- Routing connects placed elements using the FPGA's programmable interconnect network.
- Determines actual signal paths between logic blocks.
- Routing must satisfy timing, signal integrity, and congestion constraints.

#### 4.6.4 4. Optimization During Implementation

- Tools perform iterative optimization during placement and routing.
- Techniques include:
  - Logic replication to reduce fanout delay
  - Retiming to balance pipeline stages
  - Buffer insertion for signal integrity
- Optimization continues until timing constraints are met or best effort is achieved.

#### 4.6.5 5. Output of Implementation

- Fully placed and routed design.
- Updated netlist with physical mapping.
- Reports including:
  - Timing summary
  - Resource utilization
  - Congestion analysis

## 4.7 7. Static Timing Analysis (STA)

- Static Timing Analysis verifies that the implemented design meets all timing constraints without using simulation vectors.
- It analyzes all possible timing paths in the design to ensure correct operation at the target clock frequency.
- STA is performed after implementation and is essential for **timing closure and reliable hardware operation**.

### 4.7.1 Objectives of STA

- Ensure all timing paths meet setup and hold requirements.
- Validate that clock frequencies and timing constraints are satisfied.
- Identify critical paths that limit performance.
- Detect timing violations before hardware deployment.

### 4.7.2 Key Timing Concepts

#### 1. Timing Paths

- A timing path is a path from a starting point such as a register or input to an endpoint such as a register or output.
- Types include:
  - Register to register paths
  - Input to register paths
  - Register to output paths

#### 2. Setup Time

- Setup time is the minimum time before the clock edge that data must be stable.
- Violation occurs when data arrives too late.

#### 3. Hold Time

- Hold time is the minimum time after the clock edge that data must remain stable.
- Violation occurs when data changes too early.

#### 4. Clock Period and Frequency

- Clock period defines the time available for data propagation.

- Frequency is the inverse of the clock period.
- Timing analysis ensures paths complete within one clock cycle or defined cycles.

#### 5. Slack

- Slack is the difference between required time and arrival time.
- Positive slack indicates timing is met.
- Negative slack indicates a timing violation.

#### 6. Critical Path

- The path with the longest delay in the design.
- Determines the maximum operating frequency.
- Optimization focuses on reducing critical path delay.

#### 7. Clock Skew

- Difference in arrival time of the clock signal at different registers.
- Can impact setup and hold timing.

#### 8. Clock Uncertainty

- Accounts for jitter and variation in clock signals.
- Reduces available timing margin.

#### 9. Path Delays

- Includes logic delay and routing delay.
- Routing delay often dominates in FPGA designs.

#### 10. Timing Exceptions

- False paths are excluded from timing analysis.
- Multicycle paths allow more than one clock cycle for data transfer.
- Used to guide timing analysis and optimization.

### 4.7.3 STA Process

- Extract timing paths from the implemented design.
- Apply constraints such as clocks and delays.
- Calculate arrival and required times for each path.

- Compute slack for setup and hold conditions.
- Generate reports highlighting violations and critical paths.

#### 4.7.4 STA Reports

- Setup and hold timing summary.
  - Worst negative slack and total negative slack.
  - Critical path details.
  - Clock domain analysis.
  - Path-based timing reports for debugging.
- 

### 4.8 8. Post-Implementation Verification stage

- Post-implementation verification validates the design **after synthesis and placement and routing**.
- It uses timing-aware simulation models that include actual delays from the implemented design.
- This stage ensures that the design behaves correctly under **real hardware timing conditions**.

#### 4.8.1 Types of Post-Implementation Simulation

##### 1. Post-Synthesis Simulation

- Performed after synthesis but before placement and routing.
- Uses a gate-level netlist with estimated delays.
- Verifies logical correctness after synthesis transformations.
- Helps detect issues introduced during synthesis optimization.

##### 2. Post-Implementation Simulation (Post-Route Simulation)

- Performed after placement and routing.
- Uses final netlist with **accurate timing delays** from implementation.
- Includes routing delays, clock skew, and physical effects.
- Most accurate simulation before hardware testing.

### 4.8.2 Important Concepts

1. Timing Back-Annotation
  - Timing delays from implementation are added to the netlist.
  - Ensures simulation reflects real hardware timing.
2. Gate-Level Simulation
  - Simulation is performed on synthesized netlist instead of RTL.
  - Includes actual logic elements such as LUTs and flip-flops.
3. Glitches and Hazards
  - Temporary signal transitions due to delay differences.
  - Can be observed only in timing-aware simulations.
4. Clock Domain Interaction
  - Verifies correct operation across multiple clock domains.
  - Helps identify synchronization issues.

### 4.8.3 Limitations

- Slower compared to RTL simulation.
- Complex setup and longer simulation times.
- Often used selectively for critical parts of the design.

### 4.8.4 Importance

- Provides high confidence before hardware deployment.
- Detects timing-related issues missed in earlier stages.
- Complements Static Timing Analysis.

---

## 4.9 9. Bitstream Generation and Device Programming

### 4.9.1 Bitstream Generation

- Bitstream generation converts the fully implemented design into a **configuration file** that defines FPGA behavior.
- The file contains information about logic configuration, routing, memory initialization, and I/O settings.

- It is device-specific and depends on the target FPGA architecture.
- Generated after successful implementation and timing closure.
- Includes configuration of LUTs, registers, interconnect, and I/O.
- Incorporates initialization data for memories and registers if required.
- Ensures that all constraints and design settings are embedded.

#### **4.9.2 Device Programming**

- The bitstream is loaded into the FPGA using programming tools or external configuration memory (JTAG, SPI flash, or other interfaces).
  - Configures the FPGA to implement the desired hardware functionality.
  - For SRAM-based FPGAs, configuration must be loaded at every power-up.
  - Supports both volatile and non-volatile configuration methods.
- 

### **4.10 10.Hardware Verification**

- Test the design on actual hardware to verify real-world behavior.
- Use debugging tools such as logic analyzers and on-chip debugging cores.
- Validate functionality, timing, and interfaces.
- Iterate design if issues are found.

#### **4.10.1 Hardware Testing and Debugging**

- Validates the design on actual FPGA hardware under real operating conditions.
- Confirms correct functionality, timing behavior, and interface operation.
- Tests system-level behavior including interaction with external components.

##### **4.10.1.1 Key Aspects**

- Apply real input signals and observe outputs.
- Verify communication interfaces such as memory and peripherals.
- Check system performance under different conditions.
- Identify mismatches between simulation and hardware behavior.

#### 4.10.2 Hardware Debug and Validation

- Uses on-chip debugging tools to monitor internal signals.
- Helps identify and fix issues that are not visible externally.
- Enables real-time observation of internal states and data paths.

##### 4.10.2.1 Key Aspects

- Insert debug cores into design for signal capture.
  - Analyze waveforms and timing behavior.
  - Validate clock domain crossings and synchronization.
  - Perform iterative debugging and fixes.
- 

#### 4.11 11. Optimization and Iteration

- Optimize design for performance, power, and area.
- Refine RTL, constraints, or architecture based on results.
- Repeat synthesis, implementation, and testing as needed.
- Iterative improvement is common in FPGA design.
- Optimization improves performance, power, and resource utilization after initial implementation.
- Iteration involves refining design based on analysis and hardware results.

##### 4.11.1 Key Optimization Areas

- **Timing Optimization** : Improve critical path delays using pipelining, retiming, or logic restructuring.
- **Area Optimization** : Reduce resource usage by optimizing logic and sharing resources.
- **Power Optimization** : Reduce switching activity and optimize clock usage.
- **Functional Optimization** : Fix design bugs and improve system behavior.

##### 4.11.2 Iteration Process

- Modify RTL or constraints based on analysis results.
- Re-run synthesis, implementation, and verification.
- Repeat until design meets all requirements.

#### 4.11.3 Importance

- Ensures final design meets performance and reliability targets.
- Improves efficiency and reduces cost.
- Essential for complex and high-performance systems.

---

#### 4.12 Comprehensive FPGA Design Flow Comparison

| Stage                                        | Xilinx / AMD (Vivado)                                     | Intel / Altera (Quartus)                            | Key Difference                   |
|----------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------|----------------------------------|
| <b>1. Design Specification</b>               | Defined outside tool, supported via block design planning | Defined outside tool, supported via system planning | Conceptually identical           |
| <b>2. System-Level / IP Integration</b>      | IP Integrator (Block Design GUI, AXI-based)               | Platform Designer (Qsys, Avalon-based)              | AXI vs Avalon interconnect       |
| <b>3. RTL Design (Design Entry)</b>          | Verilog, VHDL, SystemVerilog in Vivado IDE                | Verilog, VHDL in Quartus IDE                        | Similar HDL support              |
| <b>4. I/O Planning</b>                       | I/O Planning tool, XDC constraints                        | Pin Planner, assignments editor                     | Different tools but same purpose |
| <b>5. Clock Planning</b>                     | Clocking Wizard, XDC constraints                          | PLL IP tools, SDC constraints                       | XDC vs SDC format                |
| <b>6. Behavioral / Functional Simulation</b> | Vivado Simulator (XSIM), integrated                       | ModelSim / Questa (Intel Edition)                   | Vivado more integrated           |

| Stage                                         | Xilinx / AMD (Vivado)                    | Intel / Altera (Quartus)            | Key Difference              |
|-----------------------------------------------|------------------------------------------|-------------------------------------|-----------------------------|
| <b>7. Design Analysis / Linting</b>           | Integrated elaboration and design checks | Analysis and elaboration stage      | Quartus separates this step |
| <b>8. Synthesis</b>                           | Vivado Synthesis                         | Analysis and Synthesis              | Naming difference           |
| <b>9. Constraint Definition</b>               | XDC (Tcl-based constraints)              | SDC (Synopsys standard)             | Different formats           |
| <b>10. Implementation (Overall)</b>           | Implementation stage                     | Fitter stage                        | Naming difference           |
| <b>11. Placement</b>                          | Part of Implementation                   | Part of Fitter                      | Same function               |
| <b>12. Routing</b>                            | Part of Implementation                   | Part of Fitter                      | Same function               |
| <b>13. Optimization During Implementation</b> | Strategy-driven optimization             | Compilation and fitter optimization | Similar capability          |
| <b>14. Static Timing Analysis (STA)</b>       | Vivado Timing Analyzer                   | TimeQuest Timing Analyzer           | Separate tool in Quartus    |

| Stage                                     | Xilinx / AMD (Vivado)              | Intel / Altera (Quartus)          | Key Difference                 |
|-------------------------------------------|------------------------------------|-----------------------------------|--------------------------------|
| <b>15. Post-Synthesis Simulation</b>      | Supported within Vivado            | Supported via ModelSim            | Tool integration difference    |
| <b>16. Post-Implementation Simulation</b> | Supported with SDF back-annotation | Supported with SDF in ModelSim    | Similar capability             |
| <b>17. Bitstream Generation</b>           | Generate Bitstream (.bit)          | Assembler generates (.sof / .pof) | Naming and file formats differ |
| <b>18. Device Programming</b>             | Vivado Hardware Manager            | Quartus Programmer                | Separate tools in Quartus      |
| <b>19. Hardware Debug</b>                 | Integrated Logic Analyzer (ILA)    | SignalTap Logic Analyzer          | Different debug tools          |
| <b>20. Hardware Validation</b>            | Integrated debug + external tools  | SignalTap + external tools        | Similar workflow               |
| <b>21. Optimization &amp; Iteration</b>   | Strategy-based iterative flow      | Compilation-based iterative flow  | Vivado more unified            |
| <b>22. Overall Flow Style</b>             | Unified, GUI-driven environment    | Modular, tool-separated flow      | Major practical difference     |

---

#### 4.12.1 High-Level Mapping Summary

| Vivado Term            | Quartus Equivalent     |
|------------------------|------------------------|
| Synthesis              | Analysis and Synthesis |
| Implementation         | Fitter                 |
| Bitstream Generation   | Assembler              |
| Vivado Simulator       | ModelSim               |
| Vivado Timing Analyzer | TimeQuest              |
| IP Integrator          | Platform Designer      |
| ILA                    | SignalTap              |

#### 4.13 Xilinx / AMD Vivado design flow




Figure 7: Xilinx / AMD FPGA Vivado Workflow

#### 4.14 Intel / Altera Quartus design flow




Figure 8: Intel / Altera FPGA development process

## 5 FPGA Bootup Sequence

- FPGA bootup is the process from **power-on** to **functional operation** where the device is configured and starts executing logic or software.
- The sequence differs for:
  - **Pure FPGA** (SRAM-based devices)
  - **Non-volatile FPGA / CPLD-like devices**
  - **SoC FPGA** (with processors and OS boot)

- Control transitions from **hardware initialization to configuration logic, then to FPGA fabric or processor software.**

## **5.1 1. Generic FPGA Boot Sequence (SRAM-Based)**

### **5.1.1 Step 1: Power-On Reset and Physical Initialization**

- Power rails stabilize and internal reset circuits hold the device in reset.
- Voltage monitors and power sequencing logic ensure correct startup conditions.
- Internal configuration controller is activated.

### **5.1.2 Step 2: Configuration Mode Selection**

- Boot mode pins or configuration settings determine the configuration source.
- Possible sources include JTAG, SPI flash, parallel flash, or SD card.

### **5.1.3 Step 3: Configuration Controller Activation**

- Internal configuration logic reads bitstream from selected source.
- Timing controller manages data transfer and synchronization.
- Error checking such as CRC validation is performed.

### **5.1.4 Step 4: Bitstream Loading**

- Configuration data is loaded into SRAM cells controlling LUTs, routing, and I/O.
- Physical resources such as CLBs, BRAM, DSP, and interconnect are configured.

### **5.1.5 Step 5: Initialization Phase**

- Internal registers and memory elements are initialized.
- I/O pins transition from high-impedance to configured states.
- Global reset signals are released.

### **5.1.6 Step 6: User Mode Entry**

- FPGA enters user mode and begins executing programmed logic.
- Clock networks become active.
- Control shifts from configuration logic to user design.

## **5.2 2. Non-Volatile FPGA / CPLD Boot**

- Configuration is stored internally in non-volatile memory.
- No external bitstream loading is required.
- Device becomes operational immediately after power stabilization.
- Faster startup and lower complexity compared to SRAM-based FPGAs.

## **5.3 3. SoC FPGA Boot Sequence (Detailed)**

### **5.3.1 Step 1: Power-On and Reset**

- Power rails stabilize and reset logic initializes both processor and FPGA fabric.
- Boot ROM inside processor becomes active.

### **5.3.2 Step 2: Boot ROM Execution**

- Embedded processor executes Boot ROM code.
- Determines boot source such as QSPI, SD card, NAND, or JTAG.
- Initializes minimal hardware such as clocks and memory interfaces.

### **5.3.3 Step 3: FSBL (First Stage Boot Loader)**

- FSBL is loaded into on-chip memory and executed.
- Initializes critical subsystems such as DDR memory and peripherals.
- Configures FPGA fabric by loading bitstream if required.
- Sets up system for next boot stage.

### **5.3.4 Step 4: FPGA Configuration (PL Initialization)**

- Bitstream is loaded into programmable logic.
- Hardware accelerators and custom logic become available.
- Physical IP blocks and hard IP cores are configured.

### **5.3.5 Step 5: U-Boot or Second Stage Boot Loader**

- U-Boot initializes higher-level system components.
- Loads operating system image from storage.

- Sets up environment variables and boot parameters.

### 5.3.6 Step 6: Operating System Boot

- OS such as Linux is loaded into memory and executed.
- Device drivers initialize peripherals and FPGA interfaces.
- System transitions to application-level execution.

### 5.3.7 Step 7: Runtime Operation

- Processor runs software and manages system control.
- FPGA fabric performs hardware acceleration.
- Control is shared between software and hardware.

## 5.4 Control Transition Summary

| Stage               | Control Owner                          |
|---------------------|----------------------------------------|
| Power-On Reset      | Hardware reset and configuration logic |
| Configuration Phase | FPGA configuration controller          |
| User Mode (FPGA)    | FPGA logic                             |
| Boot ROM (SoC)      | Processor Boot ROM                     |
| FSBL Stage          | Processor (low-level software)         |
| U-Boot Stage        | Processor (bootloader)                 |
| OS Stage            | Operating system                       |
| Runtime             | Processor and FPGA jointly             |

## 5.5 Xilinx vs Intel FPGA Boot Comparison

| Aspect                          | Xilinx FPGA                           | Intel FPGA                           |
|---------------------------------|---------------------------------------|--------------------------------------|
| <b>Configuration Type</b>       | SRAM-based                            | SRAM-based (most families)           |
| <b>Configuration Controller</b> | Internal configuration logic          | Internal configuration logic         |
| <b>Bitstream File</b>           | .bit                                  | .sof / .pof                          |
| <b>Boot Sources</b>             | JTAG, QSPI, SD, flash                 | JTAG, QSPI, flash, SD                |
| <b>Startup Sequence</b>         | Standard configuration then user mode | Similar configuration then user mode |
| <b>Non-Volatile Options</b>     | Limited (external flash)              | Some families support non-volatile   |
| <b>Initialization Control</b>   | Startup sequencer with defined phases | Similar initialization control       |

## 5.6 Xilinx vs Intel SoC Boot Comparison

| Stage                      | Xilinx SoC (Zynq)         | Intel SoC FPGA                 |
|----------------------------|---------------------------|--------------------------------|
| <b>Boot Start</b>          | Boot ROM in processor     | Boot ROM in processor          |
| <b>First Stage Loader</b>  | FSBL                      | Preloader                      |
| <b>FPGA Configuration</b>  | Done during FSBL or later | Done during preloader or later |
| <b>Second Stage Loader</b> | U-Boot                    | U-Boot                         |
| <b>OS Boot</b>             | Linux or RTOS             | Linux or RTOS                  |
| <b>Interconnect</b>        | AXI-based                 | AXI/Avalon-based               |
| <b>Control Flow</b>        | PS initializes PL         | HPS initializes FPGA           |

## 5.7 Important Components in Boot Flow

- **Configuration Controller** manages FPGA bitstream loading.
- **Timing Controller** ensures correct sequencing of configuration signals.
- **Hard IP Blocks** such as DDR and transceivers are initialized early.
- **Bootloaders (FSBL / Preloader / U-Boot)** manage system startup.
- **Clock and Reset Systems** ensure stable operation.

---

## 6 Intel / Altera FPGA Architecture

### 6.1 Overview

- Intel or Altera FPGAs are based on a programmable fabric consisting of logic elements, routing networks, memory blocks, and specialized resources.
- The architecture is designed to support scalable, high-performance, and flexible digital system implementation.
- All device families share common building blocks, although capacity and features vary across series.
- The configuration of the FPGA is defined by a bitstream stored in configuration memory.

### 6.2 Core Architectural Components

#### 1. Logic Array Blocks (LABs)

- LABs are the primary logic clusters in Intel FPGAs.
- Each LAB contains multiple **Logic Elements (LEs)** grouped together.

- LABs share control signals such as clock, reset, and enable.
- Grouping improves routing efficiency and performance.
- Designed to efficiently implement both combinational and sequential logic.

## 2. Logic Elements (LEs)

- or Adaptive Logic Modules (ALMs).??
- LEs are the fundamental units used to implement logic functions.
- Each LE typically contains a **Look-Up Table, a flip-flop, and a carry chain.**
- LUT implements combinational logic using stored truth tables.
- Flip-flop provides storage for sequential operations.
- Carry logic enables fast arithmetic operations such as addition.

## 3. Look-Up Tables (LUTs)

- LUTs store logic functions as truth tables.
- Inputs act as address lines, and output is read from stored values.
- Can implement any Boolean function within input size limit.
- Also configurable as small memory or shift registers in some cases.

## 4. Programmable Interconnect Network

- Provides routing between LABs, memory blocks, and I/O blocks.
- Consists of wires and programmable switches controlled by configuration bits.
- Includes local, regional, and global routing resources.
- Routing delay significantly impacts overall performance.

## 5. Input/Output Elements (IOEs)

- Interface between FPGA internal logic and external pins.
- Support multiple I/O standards and voltage levels.
- Include input and output buffers, registers, and control logic.
- Provide reliable communication with external devices.

## 6.3 Embedded Memory Resources

### 6. Embedded Memory Blocks (Block RAM)

- Dedicated memory blocks used for data storage and buffering.
- Configurable in different widths and depths.
- Support single-port and dual-port operations.
- Used for FIFOs, caches, and lookup tables.

## 6.4 DSP and Arithmetic Resources

### 7. DSP Blocks

- Specialized hardware for high-speed arithmetic operations.
- Support multiplication, addition, and accumulation.
- Optimized for signal processing and compute-intensive tasks.
- Improve performance and reduce logic utilization.

## 6.5 Clocking Resources

### 8. Clock Management

- Includes PLLs and clock distribution networks.
- Used to generate, modify, and distribute clock signals.
- Ensures low skew and synchronized operation across the FPGA.

## 6.6 Configuration Memory

- Stores the bitstream that defines FPGA functionality.
- Typically implemented using SRAM technology.
- Must be loaded at power-up.
- Controls logic behavior, routing, and I/O configuration.

## 6.7 Routing Hierarchy

- Local routing connects elements within LABs.
  - Global routing connects distant parts of the FPGA.
  - Dedicated routing is used for clocks and high-fanout signals.
  - Hierarchical routing improves efficiency and scalability.
- 

# 7 Intel / Altera FPGA Families

## 7.1 Overview

- Intel / Altera delivers a broad portfolio of custom logic solutions such as FPGAs, SoCs, structured ASICs, and CPLDs.
- Intel / Altera provides a range of FPGA families targeting different performance, power, and cost requirements.
- The families are broadly categorized into **low-cost, mid-range, and high-performance** segments.
- Each family shares a common architectural foundation but differs in **logic capacity, memory, DSP capability, and features**.
- Selection depends on application needs such as speed, power, cost, and complexity.

## 7.2 Key Differentiation Factors

- **Logic Capacity** determines complexity of designs that can be implemented.
  - **Memory Resources (BRAM)** support buffering and data storage.
  - **DSP Blocks** enable efficient arithmetic and signal processing.
  - **Power Consumption** varies based on architecture and process technology.
  - **High-Speed Interfaces** are critical for communication and networking applications.
-

## **7.3 FPGA Family Overview**

### **7.3.1 1. Cyclone Series (Low-Cost, Low Power)**

- Designed for cost-sensitive and power-efficient applications.
- Provides moderate logic density and basic DSP and memory resources.
- Suitable for embedded systems, consumer electronics, and IoT.
- Examples include Cyclone IV, Cyclone V, and Cyclone 10.

### **7.3.2 2. Arria Series (Mid-Range Performance)**

- Balanced performance, power, and cost.
- Higher logic density and DSP capability than Cyclone.
- Supports high-speed interfaces and moderate compute workloads.
- Available in FPGA and SoC variants.
- Used in industrial, communication, and signal processing systems.

### **7.3.3 3. Stratix Series (High Performance)**

- Designed for maximum performance and capacity.
- Provides very high logic density, large memory, and advanced DSP blocks.
- Supports high-speed transceivers and complex system designs.
- Available in FPGA and SoC variants.
- Used in data centers, high-performance computing, and networking.

### **7.3.4 4. MAX Series (Non-Volatile CPLD-like Devices)**

- Based on non-volatile memory technology.
- Used for control logic, configuration, and simple applications.
- Lower complexity compared to full FPGAs.
- Typically FPGA-only with no SoC variants.
- Instant-on capability and low power consumption.

### **7.3.5 5. Agilex Series (Next-Generation High Performance)**

- Latest generation with advanced process technology and packaging.
- Provides improved performance per watt and higher bandwidth.
- Supports advanced interconnects and high-speed transceivers.
- Available in FPGA and SoC variants.

- This FPGA family integrates an 10nm FPGA & quad-core Arm Cortex-A53 processor in case of Intel Agilex SoC FPGAs.
- Used in AI, cloud computing, 5G, and high-performance systems.

## 7.4 Intel FPGA Family Comparison

| Parameter                            | Cyclone                          | Arria              | Stratix          | Agilex                                | MAX               |
|--------------------------------------|----------------------------------|--------------------|------------------|---------------------------------------|-------------------|
| <b>Positioning</b>                   | Low-cost                         | Mid-range          | High-end         | Next-gen high-end                     | Control logic     |
| <b>Device Type</b>                   | FPGA / SoC                       | FPGA / SoC         | FPGA / SoC       | FPGA / SoC                            | FPGA only         |
| <b>Logic Density (LUTs / ALMs)</b>   | ~5K – 220K                       | ~50K – 1M          | ~250K – 2.8M     | ~500K – 4M+                           | ~300 – 50K        |
| <b>Registers</b>                     | ~10K – 500K                      | ~100K – 1M+        | ~500K – 3M+      | ~1M – 5M+                             | ~1K – 100K        |
| <b>BRAM (Mb)</b>                     | ~0.5 – 10 Mb                     | ~5 – 50 Mb         | ~20 – 200 Mb     | ~50 – 400+ Mb                         | Very limited      |
| <b>DSP Blocks</b>                    | ~50 – 500                        | ~200 – 2K          | ~500 – 10K       | ~1K – 20K+                            | Minimal           |
| <b>Clocking Resources</b>            | Basic                            | Advanced           | Highly advanced  | Highly advanced                       | Basic             |
| <b>Clock Frequency (Typical Max)</b> | ~200 – 400 MHz                   | ~300 – 600 MHz     | ~500 – 800 MHz   | ~700 MHz – 1 GHz+                     | ~100 – 300 MHz    |
| <b>Transceivers</b>                  | Limited                          | Available          | High-speed       | Ultra high-speed                      | Not available     |
| <b>Transceiver Speed</b>             | Up to ~12.5 Gbps                 | Up to ~28 Gbps     | Up to ~58 Gbps   | Up to ~112 Gbps                       | Not available     |
| <b>Power Consumption</b>             | Low (~1–5 W typical)             | Moderate (~5–15 W) | High (~15–50 W)  | Optimized (~10–40 W, better per watt) | Very low (<1–2 W) |
| <b>Configuration Type</b>            | SRAM                             | SRAM               | SRAM             | SRAM                                  | Non-volatile      |
| <b>Process Node (Typical)</b>        | ~28 nm – 10 nm                   | ~20 nm – 10 nm     | ~20 nm – 7 nm    | ~10 nm – 7 nm                         | ~55 nm – 10 nm    |
| <b>Embedded Processor (SoC)</b>      | Dual-core ARM (selected devices) | Dual/Quad ARM      | High-end ARM     | Advanced ARM / heterogeneous compute  | Not available     |
| <b>Typical Applications</b>          | IoT, embedded                    | Industrial, comms  | Data center, HPC | AI, 5G, cloud                         | Control logic     |

| Parameter               | Cyclone   | Arria           | Stratix             | Agilex                             | MAX        |
|-------------------------|-----------|-----------------|---------------------|------------------------------------|------------|
| <b>Special Features</b> | Low power | Balanced design | Maximum performance | Advanced packaging, high bandwidth | Instant-on |
| <b>Cost Range</b>       | Low       | Medium          | High                | Very high                          | Very low   |

#### 7.4.1 FPGA vs SoC Variants

- **FPGA Devices**
  - Pure programmable logic fabric.
  - Suitable for custom hardware acceleration and flexible designs.
  - Requires external processor if needed.
- **SoC Devices**
  - Combine FPGA fabric with embedded processors (typically ARM cores).
  - Enable hardware-software co-design.
  - Reduce system complexity and improve integration.
  - Suitable for embedded systems and real-time processing.

---

## 8 Intel / Altera FPGA Family-wise Architecture Evolution

- Intel (Altera) FPGA architecture has evolved across families to improve **logic density, performance, power efficiency, and integration**.
- The basic building blocks remain similar, but their **internal structure and capabilities** have significantly improved.
- Key evolution areas include **Logic Elements (LE)**, **Adaptive Logic Modules (ALM)**, **LAB organization**, **memory**, **DSP**, and **interconnect**.

### 8.1 Evolution of Logic Blocks

#### 8.1.1 1. Early Families (Cyclone II / III, Stratix II / III)

- Basic unit: **Logic Element (LE)**.
- LE consists of:
  - 4-input LUT
  - Single flip-flop
  - Basic carry chain
- Limited flexibility in implementing complex logic.
- Lower logic density and efficiency.

### 8.1.2 2. Transition Phase (Cyclone IV / V, Arria II / V, Stratix IV / V)

- Introduction of **6-input LUTs** in many families.
- Improved LE structure with better packing efficiency.
- Enhanced carry chains for arithmetic operations.
- Increased number of registers and improved routing.
- Beginning of integration with **SoC (ARM cores)** in some devices.

### 8.1.3 3. Modern Architecture (Stratix V onward, Arria 10, Cyclone 10)

- Shift from LE to **Adaptive Logic Module (ALM)**.
- ALM contains:
  - Fracturable LUTs (can implement multiple smaller functions)
  - Multiple registers per ALM
  - Shared arithmetic and control logic
- Much higher logic utilization efficiency.
- Supports complex combinational and sequential logic within a single block.

### 8.1.4 4. Latest Generation (Agilex Series)

- Advanced ALM architecture with higher flexibility and density.
- Improved fracturability and packing efficiency.
- Enhanced support for high-speed and AI workloads.
- Integration with advanced interconnect and chiplet-based design.

### 8.1.5 LUT and Logic Evolution

- Transition from **4-input LUT to 6-input LUT to fracturable LUTs**.
- Fracturable LUTs allow:
  - One large function or multiple smaller functions in same block.
- Improves logic utilization and reduces resource wastage.
- Supports complex logic mapping with fewer blocks.

## 8.2 Evolution of LAB (Logic Array Block)

- LAB groups multiple LEs or ALMs with shared control signals.

### 8.2.1 Changes Across Families:

- Early families: Simple grouping with limited shared resources.
- Mid-generation: Improved local routing and shared control signals.
- Modern families:
  - Better clustering for efficient placement
  - Shared arithmetic and control resources
  - Reduced routing delay within LAB
- Agilex:
  - Highly optimized LAB structure for high-speed operation
  - Better integration with routing hierarchy

### 8.3 Register and Sequential Logic Evolution

- Early LEs had a single flip-flop per logic block.
- Modern ALMs include multiple registers per block.
- Better support for pipelining and high-frequency designs.
- Improved clock enable, reset, and control signal handling.

### 8.4 Carry Chain and Arithmetic Improvements

- Early devices had basic carry chains for adders.
- Later families introduced faster and wider carry chains.
- Modern devices integrate arithmetic logic within ALMs and DSP blocks.
- Significant improvement in arithmetic performance and efficiency.

### 8.5 Memory Architecture Evolution

- Early families had limited embedded memory blocks.
- Introduction of larger and more flexible **Block RAM (M9K, M20K, etc.)**.
- Increased memory density and bandwidth in newer families.
- Agilex includes very high-capacity and high-bandwidth memory integration.

### 8.6 DSP Block Evolution

- Early devices had limited or no dedicated DSP blocks.
- Introduction of dedicated DSP blocks with multipliers and adders.
- Increased precision and support for complex operations.
- Modern devices support high-performance DSP and AI workloads.

### 8.7 Interconnect Evolution

- Early routing networks were simpler with limited flexibility.
- Gradual improvement in routing hierarchy and efficiency.
- Modern devices use hierarchical routing with:
  - Local, regional, and global routing
  - Reduced delay and congestion
- Agilex introduces advanced interconnect for high bandwidth.

### 8.8 Clocking and Timing Improvements

- Early devices had basic clock networks.
- Introduction of PLLs and advanced clock management.
- Modern devices provide:
  - Low skew global clock networks
  - Multiple clock domains
  - High-frequency support
- Agilex supports very high-speed clocking and synchronization.

### 8.9 Process Technology Evolution

- Older families used larger nodes such as 90 nm and 65 nm.

- Transition to 40 nm, 28 nm, 20 nm, and 14 nm.
  - Modern devices use 10 nm and 7 nm technologies.
  - Smaller nodes improve performance, power, and density.
- 

## 9 Xilinx / AMD FPGA Architecture

### 9.1 Overview

- Xilinx or AMD FPGAs are built using a programmable fabric consisting of logic blocks, routing resources, memory, DSP units, and input/output interfaces.
- The architecture is designed to support high performance, flexibility, and scalability for digital system implementation.
- All families share common architectural concepts, although capacity and features vary.
- Functionality is defined by a configuration bitstream stored in on-chip memory.

### 9.2 Core Architectural Components

#### 9.2.1 1. Configurable Logic Blocks (CLBs)

- CLBs are the primary logic units used to implement digital circuits.
- Each CLB contains smaller elements such as **Look-Up Tables, flip-flops, and multiplexers**.
- CLBs support both combinational and sequential logic.
- They are organized in a grid across the FPGA fabric.
- Designed to efficiently implement arithmetic, control, and data-path logic.

#### 9.2.2 2. Look-Up Tables (LUTs)

- LUTs implement combinational logic by storing truth tables.
- Inputs act as address lines and output is read from stored values.
- Typically support 6-input functions in modern devices.
- Can also be configured as distributed memory or shift registers.
- Form the basic building block for logic implementation.

### 9.2.3 3. Flip-Flops and Registers

- Flip-flops store binary data and provide sequential behavior.
- Usually paired with LUTs inside CLBs.
- Used for pipelining, synchronization, and state machines.
- Controlled by clock, reset, and enable signals.

### 9.2.4 4. Slices (CLB Substructure)

- CLBs are divided into smaller units called **slices**.
- Each slice contains LUTs, flip-flops, carry logic, and multiplexers.
- Slices provide fine-grained logic implementation.
- Enable efficient packing of logic and improved utilization.

### 9.2.5 5. Carry Chains

- Dedicated fast paths for arithmetic operations such as addition and subtraction.
- Reduce delay compared to general routing.
- Enable efficient implementation of arithmetic circuits.

## 9.3 Programmable Interconnect

- Routing network connects CLBs, memory blocks, DSP units, and I/O.
- Consists of wires and programmable switches controlled by configuration memory.
- Includes local, regional, and global routing resources.
- Routing delay is a major factor in overall performance.

## 9.4 Input/Output Blocks (IOBs)

- Provide interface between internal FPGA logic and external pins.
- Support multiple I/O standards and voltage levels.
- Include input buffers, output buffers, and optional registers.
- Support bidirectional communication and high-speed signaling.

## **9.5 Memory Resources**

### **9.5.1 1. Block RAM (BRAM)**

- Dedicated on-chip memory blocks for data storage.
- Configurable in width and depth.
- Supports single-port and dual-port operations.
- Used for buffers, FIFOs, and lookup tables.

### **9.5.2 2. Distributed Memory**

- Implemented using LUTs configured as small memory elements.
- Used for small and localized storage.

## **9.6 DSP Blocks**

- Specialized hardware for arithmetic operations such as multiplication and accumulation.
- Optimized for signal processing and compute-intensive tasks.
- Support high-speed and pipelined operations.

## **9.7 Clock Management Resources**

- Include PLLs and mixed-mode clock managers.
- Used to generate, modify, and distribute clock signals.
- Provide low skew and precise timing control.
- Support multiple clock domains and synchronization.

## **9.8 Configuration Memory**

- Stores the bitstream that defines FPGA behavior.
- Typically implemented using SRAM.
- Must be loaded at power-up.
- Controls logic, routing, and I/O configuration.

## **9.9 Routing Hierarchy**

- Local routing connects elements within slices and CLBs.

- Global routing connects distant parts of the FPGA.
  - Dedicated routing is used for clocks and high-fanout signals.
  - Hierarchical routing improves scalability and performance.
- 

## 10 Xilinx / AMD FPGA & SoC Families

### 10.1 Overview

- AMD (Xilinx) offers a wide range of FPGA and SoC families targeting low-cost, mid-range, high-performance, and adaptive compute applications.
- Many families provide both **FPGA-only devices** and **SoC variants** with integrated processors.
- The architecture is consistent across families, but differs in **logic density, memory, DSP capability, transceivers, and performance**.
- Selection depends on system requirements such as throughput, latency, power, and cost.

### 10.2 Xilinx / AMD FPGA & SoC Families overview

#### 10.2.1 1. Spartan Series (Low-Cost)

- Designed for cost-sensitive and low-power applications.
- Provides basic logic, memory, and DSP resources.
- FPGA-only devices.
- Used in simple embedded systems, control, and consumer electronics.

#### 10.2.2 2. Artix Series (Low Power, Mid-Range)

- Optimized for low power with moderate performance.
- Provides higher logic density than Spartan.
- FPGA-only devices.
- Used in edge devices, video processing, and communication.

#### 10.2.3 3. Kintex Series (Mid-Range Performance)

- Balanced performance, power, and cost.

- Higher DSP and transceiver capability.
- FPGA-only devices.
- Used in communication, signal processing, and industrial systems.

#### 10.2.4 4. Virtex Series (High Performance)

- Designed for maximum performance and capacity.
- Very high logic density and advanced features.
- FPGA-only devices.
- Used in data centers, aerospace, and high-performance computing.

#### 10.2.5 5. Zynq Series (SoC FPGA)

- Combines FPGA fabric with ARM processors.
- Enables hardware and software co-design.
- Includes Zynq-7000 and Zynq UltraScale+.
- Used in embedded systems, automotive, and real-time applications.

#### 10.2.6 6. UltraScale / UltraScale+ Families

- Advanced architecture across Kintex, Virtex, and Zynq.
- Improved performance, power efficiency, and routing.
- Supports high-speed transceivers and advanced DSP.

#### 10.2.7 7. Versal ACAP (Adaptive Compute Acceleration Platform)

- Next-generation platform combining FPGA fabric, processors, and AI engines.
- Provides heterogeneous compute architecture.
- Used in AI, 5G, data centers, and high-performance systems.

### 10.3 Xilinx FPGA Family Comparison (Typical Ranges)

| Parameter          | Spartan | Artix | Kintex | Virtex | Zynq (SoC) | Versal                       |
|--------------------|---------|-------|--------|--------|------------|------------------------------|
| <b>Device Type</b> | FPGA    | FPGA  | FPGA   | FPGA   | SoC FPGA   | ACAP<br>(FPGA +<br>AI + SoC) |

| Parameter                   | Spartan                 | Artix                 | Kintex             | Virtex              | Zynq (SoC)           | Versal               |
|-----------------------------|-------------------------|-----------------------|--------------------|---------------------|----------------------|----------------------|
| <b>Logic Cells (LUTs)</b>   | ~5K – 150K              | ~15K – 500K           | ~50K – 1M          | ~200K – 4M          | ~30K – 1M            | ~500K – 4M+          |
| <b>Registers</b>            | ~10K – 200K             | ~30K – 600K           | ~100K – 1.5M       | ~500K – 5M          | ~50K – 1.5M          | ~1M – 6M+            |
| <b>BRAM (Mb)</b>            | ~0.5 – 5 Mb             | ~2 – 20 Mb            | ~10 – 50 Mb        | ~30 – 300 Mb        | ~5 – 100 Mb          | ~50 – 500+ Mb        |
| <b>DSP Slices</b>           | ~20 – 200               | ~50 – 800             | ~200 – 3K          | ~500 – 12K          | ~100 – 3K            | ~1K – 20K+           |
| <b>Clock Frequency</b>      | ~150 – 300 MHz          | ~200 – 400 MHz        | ~300 – 600 MHz     | ~500 – 800 MHz      | ~300 – 700 MHz       | ~700 MHz – 1 GHz+    |
| <b>Transceivers</b>         | Not available           | Limited (~6.6 Gbps)   | Up to ~28 Gbps     | Up to ~112 Gbps     | Up to ~32 Gbps       | Up to ~112 Gbps+     |
| <b>Embedded Processor</b>   | Not available           | Not available         | Not available      | Not available       | Dual/Quad ARM        | ARM + AI Engines     |
| <b>Power Consumption</b>    | Low (~1–3 W)            | Low–Moderate (~2–8 W) | Moderate (~5–15 W) | High (~15–60 W)     | Moderate (~5–20 W)   | Optimized (~10–50 W) |
| <b>Process Node</b>         | ~45–28 nm               | ~28–16 nm             | ~20–16 nm          | ~20–7 nm            | ~28–7 nm             | ~7 nm                |
| <b>Typical Applications</b> | Control, basic embedded | Edge, video, IoT      | Comms, DSP         | HPC, data center    | Embedded, automotive | AI, 5G, cloud        |
| <b>Special Features</b>     | Low cost                | Low power             | Balanced design    | Maximum performance | Integrated CPU       | AI acceleration      |

## 10.4 FPGA vs SoC vs ACAP

- **FPGA Devices**
  - Provide programmable logic only.
  - Suitable for custom hardware acceleration and digital logic design.
- **SoC FPGA (Zynq)**
  - Combine FPGA fabric with embedded processors.
  - Enable tight integration of hardware and software.
  - Suitable for embedded and real-time systems.
- **ACAP (Versal)**
  - Combines FPGA logic, CPUs, DSP, and AI engines.
  - Supports heterogeneous computing.
  - Designed for next-generation workloads such as AI and data acceleration.

---

## 11 Xilinx / AMD FPGA Architecture Evolution

### 11.1 Overview

- Xilinx or AMD FPGA architecture has evolved across generations to improve **logic density, performance, power efficiency, routing scalability, and system integration**.
  - The fundamental building blocks remain **CLB, LUT, flip-flops, BRAM, DSP, and interconnect**, but their **internal structure and efficiency** have significantly improved.
  - Major architectural phases can be grouped into **Pre-7 Series (Legacy)**, **7-Series (Baseline Modern)**, **UltraScale**, and **UltraScale+**.
- 

### 11.2 1. Pre-7 Series (Spartan-3/6, Virtex-4/5/6)

#### 11.2.1 Logic (LUTs, Registers, CLB)

- LUT size increased from 4-input to **6-input LUTs** in later generations.
- Each LUT paired with **one flip-flop**.
- CLBs divided into slices with limited flexibility.
- Lower packing efficiency and higher resource usage.

#### 11.2.2 BRAM

- Introduced **18 Kb and 36 Kb Block RAMs**.
- Basic dual-port capability.
- Limited bandwidth compared to modern devices.

#### 11.2.3 DSP

- Dedicated DSP slices introduced (e.g., DSP48).
- Supported multiply and accumulate operations.

#### 11.2.4 Interconnect

- Simpler routing with higher delay and congestion.
  - Limited hierarchy in routing structure.
-

## 11.3 2. 7-Series Architecture (Spartan-7, Artix-7, Kintex-7, Virtex-7)

### 11.3.1 Logic (LUTs, Registers, CLB)

- Standardized **6-input LUT architecture** across families.
- LUTs are **fracturable**, allowing two smaller functions in one LUT.
- Each slice contains:
  - Multiple LUTs
  - Multiple flip-flops
  - Carry chains
- Improved packing efficiency and logic utilization.

### 11.3.2 Registers

- Increased number of flip-flops per CLB.
- Better clock enable and reset control.
- Improved pipelining capability.

### 11.3.3 BRAM

- Standardized **36 Kb BRAM blocks**, configurable as two 18 Kb blocks.
- True dual-port operation supported.
- Improved bandwidth and flexibility.

### 11.3.4 DSP

- Enhanced **DSP48E1 slices** with wider multipliers and accumulators.
- Better pipelining and higher frequency support.

### 11.3.5 Interconnect

- Improved hierarchical routing.
  - Reduced delay and better congestion management.
-

## 11.4 3. UltraScale Architecture

### 11.4.1 Key Innovation

- Major architectural redesign focused on **scalability, routing efficiency, and high-frequency operation**.

### 11.4.2 Logic (CLB, LUTs, Registers)

- CLBs divided into **slices with improved structure**.
- Still based on 6-input LUTs, but with:
  - Better fracturability
  - More registers per slice
- Improved logic packing and utilization.

### 11.4.3 BRAM

- Continued use of **36 Kb BRAM**, but with higher performance.
- Introduction of **UltraRAM (URAM)**:
  - Large capacity memory blocks (~288 Kb each)
  - Designed for deep buffering and large data storage

### 11.4.4 Registers

- Increased register density.
- Improved clocking and control signals.
- Better support for high-speed pipelining.

### 11.4.5 DSP

- Introduction of **DSP48E2 slices**.
- Wider datapaths and improved arithmetic capabilities.
- Optimized for high-performance DSP and signal processing.

### 11.4.6 Interconnect

- New **routing architecture with segmented interconnect**.
- Reduced delay and improved scalability.
- Better support for large designs.

#### 11.4.7 Clocking

- Improved global and regional clock networks.
  - Reduced skew and better timing closure.
- 

### 11.5 4. UltraScale+ Architecture

#### 11.5.1 Key Enhancements

- Built on smaller process nodes with focus on **power efficiency, performance per watt, and integration.**

#### 11.5.2 Logic (LUTs, Registers, CLB)

- Same fundamental CLB structure as UltraScale.
- Further optimized for density and power.
- Improved register efficiency and placement flexibility.

#### 11.5.3 BRAM and Memory

- Continued use of **BRAM and UltraRAM.**
- Increased memory bandwidth and efficiency.
- Better support for large data-intensive applications.

#### 11.5.4 DSP

- Further enhanced DSP blocks with improved precision and performance.
- Better support for AI and machine learning workloads.

#### 11.5.5 Interconnect

- Optimized routing for lower power and higher speed.
- Improved congestion handling.

#### 11.5.6 High-Speed Features

- Advanced transceivers with higher data rates.
- Improved support for high-speed interfaces.

### 11.5.7 Integration

- Introduction of **SoC variants (Zynq UltraScale+)** with ARM processors.
  - Better system-level integration.
- 

## 11.6 Key Architectural Evolution Summary

| Feature                  | Pre-7 Series | 7-Series                 | UltraScale            | UltraScale+                  |
|--------------------------|--------------|--------------------------|-----------------------|------------------------------|
| <b>LUT Size</b>          | 4 - 6 input  | 6-input<br>(fracturable) | 6-input improved      | 6-input optimized            |
| <b>Registers per CLB</b> | Low          | Moderate                 | High                  | Very high                    |
| <b>Logic Efficiency</b>  | Low          | Improved                 | High                  | Very high                    |
| <b>BRAM</b>              | 18K / 36K    | 36K                      | 36K + UltraRAM        | 36K + UltraRAM<br>(enhanced) |
| <b>DSP</b>               | Basic DSP48  | DSP48E1                  | DSP48E2               | Enhanced DSP                 |
| <b>Interconnect</b>      | Basic        | Hierarchical             | Segmented<br>advanced | Optimized advanced           |
| <b>Clocking</b>          | Basic        | Improved                 | Advanced              | Highly optimized             |
| <b>Process Node</b>      | 90–40 nm     | 28 nm                    | 20–16 nm              | 16–7 nm                      |
| <b>Integration</b>       | Limited      | Moderate                 | High                  | Very high (SoC, AI ready)    |

---

## 12 Zynq

- Zynq Overview
  - Zynq Architecture
  - Zynq ultrascale+ MPsoc Clocking Resources
- 

### 12.1 References

- What is an SoC?
- What is Zynq, basic Zynq architecture
- Xilinx zynq 7 series FPGA:
  - Xilinx 7 series FPGA overview
  - Zynq 7000 documentation
  - Zynq 7000 Architecture
- Software Introduction Overview:
  - Zynq software Ecosystem Overview

- Zynq Development Tools Overview
  - Xilinx Vivado software, Basic tool flow
- 

## 13 FPGA development process overview

## 14 Vivado

## 15 Petalinux

PetaLinux is a free Xilinx tool which offers everything necessary to customize, build and deploy Embedded Linux solutions on Xilinx processing systems. It enables developers to configure, build and deploy essential open source and systems software to Xilinx silicon, including:

- FSBL
- U-Boot
- ARM Trusted Firmware
- Linux
- Libraries and applications

With this tool developers can customize the boot loader, Linux kernel, or Linux applications. They can add new kernels, device drivers, applications, libraries, and boot & test software stacks on the included full system simulator (QEMU) or on physical hardware via network or JTAG. Some features of Petalinux include:

1. **Custom BSP Generation Tools** PetaLinux tools will automatically generate a custom, Linux Board Support Package including device drivers for Xilinx embedded processing IP cores, kernel and boot loader configurations.
2. **Linux Configuration Tools** PetaLinux includes tools to customize the boot loader, Linux kernel, file system, libraries and system parameters.
3. **Software Development Tools** PetaLinux tools integrate development templates that allow software teams to create custom device drivers, applications, libraries and BSP configurations.
4. **Reference Linux Distribution** PetaLinux provides a complete, reference Linux distribution that has been integrated and tested for Xilinx devices. The reference Linux distribution includes both binary and source Linux packages including:
  - Boot loader
  - CPU optimized kernel
  - Linux applications & libraries
  - C & C++ application development
  - Debug
  - Thread and FPU support

- Integrated web server for easy remote management of network and firmware configurations

There are seven independent tools that make up the PetaLinux design flow.

1. **petalinux-create** tool either creates a new PetaLinux project directory structure or a component within the specified project.
2. **petalinux-config** tool allows you to customize the specified project. Either a project is initialized or updated to reflect the specified hardware configuration or a specified component is customized using a menuconfig interface.
3. **petalinux-build** tool builds either the entire embedded Linux system or a specified component of the Linux system. This tool uses the Yocto Project underneath. Whenever petalinux-build is invoked, it internally calls bitbake.
4. **petalinux-boot** command boots MicroBlaze CPU, Zynq and Zynq UltraScale devices with PetaLinux images through JTAG/QEMU. With JTAG, images are downloaded and booted on a physical board using a JTAG cable connection. With QEMU, images are loaded and booted using QEMU, the software emulator.
5. **petalinux-package** tool packages a PetaLinux project into a format suitable for deployment. Based on the target package format, the supported formats/workflows are boot(.BIN or .MCS), bsp, and pre-built.
6. **petalinux-util** tool provides various support services to the other PetaLinux workflows.
7. **petalinux-upgrade** PetaLinux tool has system software components (embedded SW, ATF, Linux, U-Boot, OpenAMP, and Yocto framework) and host tool components (Vivado Design Suite, Xilinx Software Development Kit (SDK), HSI, and more). To upgrade to the latest system software components, you must install the corresponding host tools (Vivado design tools). The petalinux-upgrade command resolves this issue by upgrading the system software components without changing the host tool components.

## 15.1 Petalinux Design Flow

1. **Hardware platform creation** Vivado Design Suite
2. **Create PetaLinux project** `petalinux-create -t project`
3. **Initialize PetaLinux project** `petalinux-config --get-hw-description`
4. **Configure system-level options** `petalinux-config`
5. **Create user components** `petalinux-create -t COMPONENT`
6. **Configure the Linux kernel** `petalinux-config -c kernel`
7. **Configure the root file system** `petalinux-config -c rootfs`
8. **Build the system** `petalinux-build`
9. **Test the system on qemu** `petalinux-boot --qemu`
10. **Deploy the system** `petalinux-package --boot`
11. **Update the PetaLinux tool system software components** `petalinux-upgrade --url/--file`

## 15.2 QEMU

QEMU (Quick EMUlator) is an open source, cross-platform, system emulator. It is an executable that runs on an x86 Linux or Windows operating systems. QEMU can emulate a full system (commonly referred to as the guest), such as a Xilinx development boards. The emulation includes the processors, peripherals, and other hardware on the development board; allowing one to launch an operating system or other applications on the virtualized hardware. These applications can be developed using the exact same toolchain that would be used on physical hardware. QEMU can also interact with the host machine through interfaces, such as CAN, Ethernet and USB; allowing real-world data from the host to be used in the guest machine in real time.

Reasons why QEMU is used as an emulator and testing tool:

- Remote Development
- Easier Debugging
- Easier Testing
- Developing and Running an OS
- Hardware Modeling and Verification
- Safety and Security

QEMU works by using dynamic translation. Instructions are translated from the guest's instruction set to the equivalent host machine instructions. The equivalent host instructions are then executed on the host, and the results of those instructions are then pushed back into the guest machine.

## 16 Version Control: Git, Bitbucket

- **git config**  
Utility : To set your user name and email in the main configuration file.  
How to : To check your name and email type in `git config --global user.name` and `git config --global user.email`. And to set your new email or name `git config --global user.name = Maitreya Ranade` and `git config --global user.email = maitreya.ranade@gmail.com`
- **git init**  
Utility : To initialise a git repository for a new or existing project.  
How to : `git init` in the root of your project directory.
- **git clone**  
Utility : To copy a git repository from remote source, also sets the remote to original source so that you can pull again.  
How to : `git clone <:clone git url:>`
- **git status**  
Utility : To check the status of files you've changed in your working directory, i.e, what all has changed since your last commit.  
How to : `git status` in your working directory. lists out all the files that have been changed.
- **git add**  
Utility : adds changes to stage/index in your working directory.  
How to : `git add .`




Figure 9: QEMU Functionality

- **git commit**  
Utility : commits your changes and sets it to new commit object for your remote.  
How to : `git commit -m "sweet little commit message"`
- **git push/git pull**  
Utility : Push or Pull your changes to remote. If you have added and committed your changes and you want to push them. Or if your remote has updated and you want those latest changes.  
How to : `git pull <:remote:> <:branch:>` and `git push <:remote:> <:branch:>`
- **git branch**  
Utility : Lists out all the branches.  
How to : `git branch` or `git branch -a` to list all the remote branches as well.
- **git checkout**  
Utility : Switch to different branches.  
How to : `git checkout <:branch:>` or `*`
- **git stash**  
Utility : Save changes that you don't want to commit immediately.  
How to : `git stash` in your working directory. `git stash apply` if you want to bring your saved changes back.
- **git merge**  
Utility : Merge two branches you were working on.  
How to : Switch to branch you want to merge everything in. `git merge <:branch_you_want_to_merge:>`
- **git reset**  
Utility : You know when you commit changes that are not complete, this sets your index to the latest commit that you want to work on with.  
How to : `git reset <:mode:> <:COMMIT:>`
- **git remote**  
Utility : To check what remote/source you have or add a new remote.  
How to : `git remote` to check and list. And `git remote add <:remote_url:> *_git checkout -b <:branch:>` if you want to create and switch to a new branch.

## 17 Scripting

### 17.1 Shell

Scripts are interpreted, and it's important that the very first two characters in your script file be the `"#!"` Hash or pound sign and the exclamation point, sometimes known as bangs, so pound bang should be the very first two characters. (Eg. `#!/bin/bash`). Change execute permission of script file by `chmod u+x scriptFile`

#### 17.1.1 Time commands and set variables

Bash has builtin commands.

- **time** With the time command, you can say time and then another command. When that command finishes, bash will report how long it took to execute the command. The output of the time command has 3 values real, user and sys. The real line is how long it took in

real time like if you had timed it with a stop watch. User and sys are CPU times. So how much time the program was actually processing, not sleeping, say, or getting preempted by other processes. And user was time or instructions in the program itself, and sys was time or instructions in the operating system, in the kernel doing something for that process.

- **sleep** With sleep command and for a duration. CPU sleeps for the particular duration.
- **export** Export puts the variable into the environment.
- **enable** To take a look at the builtin.
- **compgen minus k** list out the keywords.

Variables:

Variables in Bash, you assign a value with equal sign. One of the important things with Bash is no spaces before or after the equal sign. If the value you want to assign to the variable has any special characters in it like a space, then make sure you quote it.

To remove the variable, then you can use the unset Bash command.

To get the value of a variable, normally, you have to put the dollar sign in front of it. So echo myvar is \$myvar

It's important to realize that your shell keeps variables in two different areas. The area called your environment, or exported variables, are copied to new processes that you run or, say, new shells that you run, including a shell script program. So if you want to assign a variable and then run a shell program to get a value from that variable, then you need to export it. So in Bash, it's most common just to use the keyword export. So if you say export mynewvar, then the shell puts mynewvar in your shell's environment, the set of exported variables. And whenever it starts a new process, like by running a shell program, then that new process gets a copy of those variables. They're not shared. It gets a copy.

When you create a variable, you can export it at the same time. for eg. export var=0

So one of the nice features of a function is that when you change a variable in a function, it changes the corresponding variable in the shell. Functions don't get a copy of the variables. They share the variables.

### 17.1.2 Bash startup

When Bash gets started Bash reads some startup files to, say, initialize some variables. And there's a couple of those in home directory that one can use to customize settings in Bash. One of them is .bash\_profile, that's read just when Bash is started when you log in. And the file .bashrc is executed every time a new shell is started.

### 17.1.3 Sourcing and aliasing with bash

Another way to execute a shell script is to source it, and one can use the source command to source a script, or one can use dot space to source a script. What's different is when you source a script, your current shell just interprets the commands inside the source script as if they were done themselves. When a script is sourced and the script does things like assigns a value to a variable, then that's happening in the calling script itself. For example, sourcing is used to import variable assignments or definitions of functions. So one can have a script that defines some functions, and you could just source it, and then you can call those functions from your script. Another handy thing to do with Bash is to define alternative, oftentimes shorter alternatives to commands "Alias". To unset an alias, unalias command is used for it.

#### 17.1.4 echo command

The echo command is how you print a message. There're a few options to echo:

- -n : don't print usual trailing newline.
- -e : tells echo to interpret some special characters.
- backslash n : is print a newline
- backslash t : means print a tab character.
- -E : disables special characters in case you want to see the backslash and the n instead of a newline.

Echo is particularly helpful when you want to do file globbing to expand out the names of things. `ls *` shows the contents of the directory whereas `echo *` shows the names of things. Echo is also used for saving files with the usual file redirection techniques. for eg. `>&2` means send standard output to the same place as file number two, which is standard error. This is the technique you use with echo to print error messages.

#### 17.1.5 The typeset and declare commands for variables

Local variable is a variable that is private inside of a function. And when it's changed in the function, it doesn't affect a variable outside of the function.

This is important because if you write a fairly complicated shell script, you may have variables you use in the script that you overlook, and you assign to a variable the same name in a function and you change the global one. That could be pretty confusing and a tricky bug. So if you have variables in a function that you only need in the function, then it's good practice to declare them to be local. And you could do that by declaring them with the typeset command. If the variable's only going to have integer values then you can say typeset -i. And that makes the arithmetic faster. In fact, a little benchmark I did, it was like 10 times faster. Also, if you declare a variable to be an integer then bash lets you use some integer operations with them.

#### 17.1.6 Debugging

- `bash prog` : run prog don't need execution
- `bash -x prog` : echo commands after processing can also do `set +/- x` inside a script to choose which commands to echo.
- `bash -n prog` : do not execute commands, check syntax.
- `bash -u` : reports usage of unset, variable gives error.
- lots of echo statements for debugging
- tee command : redirects to output. eg. `cmd | tee log.file | ...`
- trap command : similar to breakpoint.

Two more important commands are eval and getopt. For more information and syntax for any of the commands, please connect to the internet.

## 17.2 TCL

## 18 CMake

## 19 Linux Commands

### 19.1 File Commands

- **ls** Directory listing
- **ls -al** Formatted listing with hidden files
- **ls -lt** Sorting the Formatted listing by time modification
- **cd dir** Change directory to dir
- **cd** Change to home directory
- **pwd** Show current working directory
- **mkdir dir** Creating a directory dir
- **cat >file** Places the standard input into the file
- **more file** Output the contents of the file
- **head file** Output the first 10 lines of the file
- **tail file** Output the last 10 lines of the file
- **tail -f file** Output the contents of file as it grows, starting with the last 10 lines
- **touch file** Create or update file
- **rm file** Deleting the file
- **rm -r dir** Deleting the directory
- **rm -f file** Force to remove the file
- **rm -rf dir** Force to remove the directory dir
- **cp file1 file2** Copy the contents of file1 to file2
- **cp -r dir1 dir2** Copy dir1 to dir2; create dir2 if not present
- **mv file1 file2** Rename or move file1 to file2, if file2 is an existing directory
- **ln -s file link** Create symbolic link link to file

### 19.2 Process management

- **ps** To display the currently working processes
- **top** Display all running process
- **kill pid** Kill the process with given pid
- **killall proc** Kill all the process named proc
- **pkill pattern** Will kill all processes matching the pattern

- **bg** List stopped or background jobs, resume a stopped job in the background
- **fg** Brings the most recent job to foreground
- **fg n** Brings job n to the foreground

### 19.3 File permission

- **chmod octal file** Change the permission of file to octal, which can be found separately for user, group, world by adding, 4-read(r) 2-write(w) 1-execute(x). The digits you can use and what they represent are: 0: No permission, 1: Execute permission, 2: Write permission, 3: Write and execute permissions, 4: Read permission, 5: Read and execute permissions, 6: Read and write permissions, 7: Read, write and execute permissions.
- **sudo chown owner:group file** Allows you to change the owner and group owner of a file.

### 19.4 Searching

- **grep pattern file** Search for pattern in file
- **grep -r pattern dir** Search recursively for pattern in dir
- **command | grep pattern** Search pattern in the output of a command
- **locate file** Find all instances of file
- **find . -name filename** Searches in the current directory (represented by a period) and below it, for files and directories with names starting with filename
- **pgrep pattern** Searches for all the named processes, that matches with the pattern and, by default, returns their ID

### 19.5 System Info

- **date** Show the current date and time
- **cal** Show this month's calendar
- **uptime** Show current uptime
- **w** Display who is on line
- **whoami** Who you are logged in as
- **finger user** Display information about user
- **uname -a** Show kernel information
- **cat /proc/cpuinfo** Cpu information
- **cat proc/meminfo** Memory information
- **man command** Show the manual for command
- **df** Show the disk usage
- **du** Show directory space usage
- **free** Show memory and swap usage

- **whereis app** Show possible locations of app
- **which app** Show which applications will be run by default

## 19.6 Compression

- **tar cf file.tar file** Create tar named file.tar containing file
- **tar xf file.tar** Extract the files from file.tar
- **tar czf file.tar.gz files** Create a tar with Gzip compression
- **tar xzf file.tar.gz** Extract a tar using Gzip
- **tar cjf file.tar.bz2** Create tar with Bzip2 compression
- **tar xjf file.tar.bz2** Extract a tar using Bzip2
- **gzip file** Compresses file and renames it to file.gz
- **gzip -d file.gz** Decompresses file.gz back to file

## 19.7 Network

- **ping host** Ping host and output results
- **whois domain** Get whois information for domains
- **dig domain** Get DNS information for domain
- **dig -x host** Reverse lookup host
- **wget file** Download file
- **wget -c file** Continue a stopped download

## 19.8 Shortcuts

- **ctrl+c** Halts the current command
- **ctrl+z** Stops the current command, resume with fg in the foreground or bg in the background
- **ctrl+d** Logout the current session, similar to exit
- **ctrl+w** Erases one word in the current line
- **ctrl+u** Erases the whole line
- **ctrl+r** Type to bring up a recent command
- **!!** Repeats the last command
- **exit** Logout the current session

## 19.9 Miscellaneous

- **alias** Give your own name to a command or sequence of commands

## 20 FPGA overview Material

This is a suggested flow for the basic FPGA overview: 1. What is an FPGA? 2. Xilinx SDK Overview: 1. Xilinx SDK overview 2. Bare Metal Application Development using Xilinx SDK 3. Create Linux Applications using Xilinx SDK 4. Building a Hardware and Software Project Vivado, SDK flow 3. I highly recommend this video. This is a nice explanation and demonstration of Zynq PS - PL communication with an example in 2 parts: 1. Part 1 2. Part 2

## 21 Important References for additional information

1. Why zynq
2. Zynq Hardware Architecture Highlights
3. Xilinx official video Portal
4. Xilinx YouTube Channel
5. Intel YouTube Channel
6. Some informal Knowledge sources (YouTube channels, Websites etc.):
  1. The development channel
  2. Nandland
  3. VLSI Deepdive
  4. VLSI Expert
  5. Chip Verify

## 22 Books

- Digital design by Morris Mano
- Digital Systems Design with FPGAs and CPLDs by Ian Grout
- Verilog HDL with Samir palnitkar
- Gateway to VLSI want to be an FPGA Engineer? by Kshitij Goel & Bharat Agarwal
- A VHDL Primer by J. Bhaskar
- Advanced FPGA Design by Steve Kilts
- Digital System Design with FPGA Implementation Using Verilog and VHDL by Bora Tar
- Digital Systems Design Using VHDL by Charles Roth
- Digital VLSI Design with Verilog by John Williams
- Digital VLSI Systems Design A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog by Dr. S. Ramachandran
- FPGA Prototyping with Verilog examples by Pong P. Chu
- Modern VLSI Design by Wayne Wolf
- Digital Integrated Circuits by Rabaey
- Static Timing Analysis for Nanometer Designs A Practical Approach by J. Bhasker
- SystemVerilog Language Manualby Accellera