### **Lab 07**

# Handout#07: FIR Filter using Verilog HDL

## Designing FIR filter '

### **Design Code**

```
CII
    21
            // Malak Majeedullah khan
   22 🖯
            module FIR_Filter(clk, reset, data_in, data_out);
4
   23
           parameter N = 16;
24
           input clk, reset;
25
           input [N-1:0] data_in;
   26
           output reg [N-1:0] data_out;
    27
//
          // coefficients defination
// Moving Average Filter, 3rd order
    28
   29
   30
            // four coefficients; 1/(order+1) = 1/8 = 0.125
4
    31
            // 0.125 x 128(scaling factor) = 16 = 6'b010000
    32
        wire [5:0] b0 = 6'b010000;
        o wire [5:0] bl = 6'b010000;
    33
    34
        wire [5:0] b2 = 6'b010000;
    35
        wire [5:0] b3 = 6'b010000;
    36
        wire [5:0] b4 = 6'b010000;
        wire [5:0] b5 = 6'b010000;
    37
    38
        wire [5:0] b6 = 6'b010000;
        wire [5:0] b7 = 6'b010000;
            wire [N-1:0] x1, x2, x3,x4,x5,x6,x7;
    40
```

```
42
            // Create delays i.e x[n-1], x[n-2], .. x[n-N]
631
   43
            // Instantiate D Flip Flops
4
   44
            DFF DFF0(clk, 0, data_in, xl); // x[n-1]
   45
            DFF DFF1(clk, 0, x1, x2);
                                     // x[x[n-2]]
46
            DFF DFF2(clk, 0, x2, x3);
                                         // x[n-3]
47
            DFF DFF3(clk, 0, x3, x4);
                                         // x[x[n-2]]
×
   48
            DFF DFF4(clk, 0, x4, x5);
            DFF DFF5(clk, 0, x5, x6);
   49
                                       // x[x[n-2]]
//
   50
            DFF DFF6(clk, 0, x6, x7);
   51
   52
4
    53
            // Multiplication
0
   54
            wire [N-1:0] Mul0, Mul1, Mul2, Mul3, Mul4, Mul5, Mul6, Mul7;
        assign Mul0 = data_in * b0;
   55
    56
        assign Mull = x1 * b1;
    57
        assign Mul2 = x2 * b2;
    58
        0
            assign Mul3 = x3 * b3;
           assign Mul4 = x4 * b4;
    59
        0
           assign Mul5 = x5 * b5;
    60
        0
        assign Mul6 = x6 * b6;
    61
    62
        O assign Mul7 = x7 * b7;
```

```
64
65
        // Addition operation
66
        wire [N-1:0] Add_final;
    assign Add_final = Mul0 + Mul1 + Mul2 + Mul3 + Mul4 + Mul5 + Mul6 + Mul7;
67
68
69
        // Final calculation to output
70 🖯 🔾 always@(posedge clk)
71 \( \) O data_out <= Add_final;
72
       endmodule
73 🖯
        module DFF(clk, reset, data_in, data_delayed);
74
       parameter N = 16;
        input clk, reset;
75
        input [N-1:0] data in;
77
        output reg [N-1:0] data delayed;
78
79 🖯 🔾 always@(posedge clk, posedge reset)
80 🖨
        begin
81 🖯 🔾
          if (reset)
82 🔾
           data delayed <= 0;
83
84 🖨 🔾
           data_delayed <= data_in;</pre>
85 🖨
        end
86 🚊
        endmodule
87
88
```

#### Test bench

```
F:/8th semster/DSD/lab 01/lab_07/lab_07.srcs/sources_1/new/FIR_Filter.v
            module FIR_TB;
    89 6
90
            parameter N = 16;
CIL
   91
            reg clk, reset;
   92
            reg [N-1:0] data_in;
4
   93
94
            wire [N-1:0] data_out;
FIR_Filter inst0(clk, reset, data_in, data_out);
95
            // input sine wave data
   96
\times
            initial
    97 ("F:\8th semster\DSD\lab 01\DSDLab-Sheets/signal.data", RAMM);
//
   98
            // Create the RAM
99
            reg [N-1:0] RAMM [31:0];
100
            // create a clock
102 0 clk = 0;
   101 🖯
            initial
   104 \( \) 0 #10 clk = ~ clk;
   105
   106
            // Read RAMM data and give to design
   107 🖯 🔾 always@(posedge clk)
  108 🖒 🔾
            data_in <= RAMM[Address];</pre>
110
         // Address counter
111
         reg [4:0] Address;
112 🖶
         initial
113 🖨 🔾 Address = 1;
114 🖯 🔾 always@(posedge clk)
115 🖶
         begin
116 🖟 🔾
            if (Address == 31)
117
     0
                 Address = 0;
118
             else
119 🖨 🔾
                 Address = Address + 1;
120 🚊
         end
121
      endmodule
122
```

