## Lab 04

## Handout#04: Verilog Behavioural Modelling For Sequential Circuits

1. Design a Verilog HDL based stop watch, which is able to display seconds, minutes, and hours.

a. Plan the designing and submit evidence.

b. Implement the design using Verilog HDL.

```
22
       // Malak Majeedullah khan
JI.
  23 module Time_multiplexing( clock_100Mhz, reset, Anode_Activate, LED_out, Start );
   24 input clock 100Mhz; // 100 Mhz clock source FPGA
   25 input reset; // reset
   26 input Start;
       output reg [7:0] Anode_Activate; // anode signals of the 7-segment LED display
  27
   28
       output reg [6:0] LED out;
       wire [2:0] LED_activating_counter;
   29
   30
       reg [19:0] refresh counter;
       wire clock out;
   31
  32 wire [13:0] segl;
   33 wire [13:0] seg2;
   34 wire [13:0] seg3;
  35 wire [5:0] counter;
   36 wire [5:0] min counter;
   37
       wire [3:0] hours counter;
   38
   39 Blinky_lHz inst0(.clock_in(clock_100Mhz), .clock_out(clock_out));
   40
   41 Seconds_counter instl(.clk(clock_out),.reset(reset),.counter(counter),.Start(Start));
   42
   43 Segment Seconds inst2(.bcd(counter),.segl(segl));
   44
   45
      Minuts_counter inst3(.clk(clock_out),.reset(reset),.min_counter(min_counter),.Start(Start));
```

```
22
23
        //Malak Majeed Ullah khan
(JI
       module Segment_Seconds(bcd, segl);
    24
    25
    26
       input [5:0] bcd;
27
        output reg [13:0] segl;
28
X
    29 Dalways @ (bcd)
    30 🖯 begin
//
    31 🖯
           case (bcd)
    32
                  0: seg1 = 14'b00000001 00000001; // "0"
                  1: seg1 = 14'b00000001 1001111; // "1"
    33
                  2: seg1 = 14'b00000001 0010010; // "2"
    34
                 3: seg1 = 14'b00000001 0000110; // "3"
    35
                  4: seg1 = 14'b00000001_1001100; // "4"
    36
                 5: seg1 = 14'b00000001 0100100; // "5"
    37
                  6: seg1 = 14'b00000001 01000000; // "6"
    38
                 7: seq1 = 14'b00000001 0001111; // "7"
    39
    40
                 8: seq1 = 14'b00000001 00000000; // "8"
                 9: seq1 = 14'b00000001 0000100; // "9"
    41
    42
                 10: seg1 = 14'b1001111 0000001; // "10"
    43
                  11: seg1 = 14'b1001111 1001111; // "11"
    44
    45
                  12: seg1 = 14'b1001111 0010010; // "12"
                  13: seg1 = 14'b1001111 0000110; // "13"
    46
  21
     // Malak Majeed Ullah khan
22  module Seconds_counter(clk,reset,counter,Start);
 23
 24
     input clk, reset, Start; //start stop buttton "Start"
 25
     output [5:0] counter;
26
( 27
     reg [5:0] counter_up;
 28
 29 palways @(posedge clk or posedge reset)
1 30 ⊝begin
31 🖯 if (reset)
 32 counter up<=6'd0;</pre>
 33 else if (Start)
 34 🖯 begin
  35 counter_up<=counter_up+6'dl;</pre>
 36 if (counter_up>=59)
 37 🖯 begin
 38 counter_up<=6'd0;
 39 🚊 end
 40 ≙end
  41 else
  42 🗄 begin
  43
     counter_up<=counter_up;
  44
```

```
F:/8th semster/DSD/lab 01/lab_04/lab_04.srcs/constrs_1/new/Master.xdc
      1 # Clock signal
      3 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clock_100Mhz}];
4
6 ##Switches
X 8 set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports { reset }]; #IO_L24N_T3_RSO_15 Sch=sw[0]
      // 10
11 ##7 segment display
12
     14 set_property -dict { PACKAGE_PIN R10 | IOSTANDARD LVCMOS33 } [get_ports { LED_out[5] }]; #IO_25_14_Sch=cb | IOSTANDARD LVCMOS33 } [get_ports { LED_out[5] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }]; #IO_25_15_Sch=cc | IOSTANDARD LVCMOS33 } [get_ports { LED_out[4] }] [get_por
    20
    24 set property -dict { PACKAGE PIN J18 | IOSTANDARD LYCMOS33 } [get ports { Anode Activate[6] }]; #IO L23F T3 F0E B 15 Sch=an[0]
```

c. Write down the test bench and verify the design.

```
■ V 🖂
F:/8th semster/DSD/lab 01/lab_04/lab_04.srcs/sim_1/new/Stop_watch_TB.v
  23
          module Stop watch TB();
24
          reg clock 100Mhz; // 100 Mhz clock source FPGA
3 25
          reg reset; // reset
26
          reg Start;
   27
28
          wire [7:0] Anode Activate; // anode signals of the 7-segment LED display
29
          wire [6:0] LED out;
X 30
   31
          initial
//
  32
          clock_100Mhz = 0;
33
   34
       0
          always
æ.
   35
           clock 100Mhz = ~clock 100Mhz;
V
  36
           initial
  37
       0
il.
            begin
   38
             #00 reset = 0;
           #10 reset = 1;
   39
   40
             @(negedge clock 100Mhz) reset = 0;
   41
       0
   42
       0
   43
             Time_multiplexing instl ( clock_100Mhz, reset, Anode_Activate, LED_out, Start );
   44
   45
          endmodule
```

Name	We		NASE MA	660 mg	Not as	670 MF	NOTE ME	900 M	lifet as	1090 az	1635
& dock_100Phr	*										
a reset	0		_			_		_	_		
■ Ng Arcola Jedinaha(7:2] ■ Ng <mark>MD Jedinaha</mark>	10111111	0 (0 X	0 (0 (0 (11)	# X 0 X 0 X 0	0.000	me (e (e (e	0 0 0	um (0 (0)	0 0 0 0 0	ALIO X D (D)	
	BOODDAT.		18100081	ΧűΧ	1000001	XX	1000001	(a)	00000011	XIIX 001	0001

