

## Lab 06

Design a sequence detector implementing a Mealy state machine using three always blocks. The Mealy state

```
22
23 // malak Majeedullah khan
24 module Sequencer_detector_FSM(clk, reset, In, Out);
25 input clk, reset, In;
26 output reg Out;
27
28 // state encoding
29 reg [2:0] s0 = 3'b000;
30 reg [2:0] s1 = 3'b001;
31 reg [2:0] s2 = 3'b010;
32 reg [2:0] s3 = 3'b011;
33 reg [2:0] s4 = 3'b100;
34 reg [2:0] s5 = 3'b101;
35
36 // internal registers
37 reg [2:0] state_reg, state_next;
38
39 // current state logic
40 always@(posedge clk, posedge reset)
41 if (reset)
42     state_reg <= 1'b0;
43 else
44     state_reg <= state_next;
45
46 // next_state logic
47
48 // next_state logic
49 always@(*)
50 case(state_reg)
51 3'b000 : if (In) state_next = s1; else state_next = s0;
52 3'b001 : if (In) state_next = s2; else state_next = s0;
53 3'b010 : if (~In) state_next = s3; else state_next = s2;
54 3'b011 : if (In) state_next = s4; else state_next = s0;
55 3'b100 : if (In) state_next = s5; else state_next = s0;
56 3'b101 : if (In) state_next = s1; else state_next = s0;
57 default : state_next = state_reg;
58 endcase
59
60 // output logic
61 always@(*)
62 case(state_reg)
63 3'b000 : Out = 1'b0;
64 3'b001 : Out = 1'b0;
65 3'b010 : Out = 1'b0;
66 3'b011 : Out = 1'b0;
67 3'b100 : Out = 1'b0;
68 3'b101 : Out = 1'b1;
69 default : Out = 1'b0;
70 endcase
```

## Test bench

```
module Sequencer_detector_TB();
    reg clk, reset, In;
    wire Out;

    // Instantiate
    Sequencer_detector_FSM ins0(clk, reset, In, Out);

    // clock gen
    initial
    ○ clk = 0;
    always
    ○ #10 clk = ~ clk;

    //
    initial
    begin
        // reset
        ○ reset = 0;
        ○ @(negedge clk) reset = 1;
        ○ @(negedge clk) reset = 0;

        // sequence application
    end
endmodule
```

Sequencer\_detector\_FSM.v

F:/8th semster/DSD/lab 01/lab\_06/lab\_06.srcs/sources\_1/new/Sequencer\_detector\_FSM.v

```
92 ○ reset = 0;
93 ○ @(negedge clk) reset = 1;
94 ○ @(negedge clk) reset = 0;
95
96 // sequence application
97 ○ @(negedge clk) In = 1;
98 ○ @(negedge clk) In = 1;
99 ○ @(negedge clk) In = 0;
100 ○ @(negedge clk) In = 1;
101 ○ @(negedge clk) In = 1;
102
103 // sequence application
104 ○ @(negedge clk) In = 1;
105 ○ @(negedge clk) In = 1;
106 ○ @(negedge clk) In = 0;
107 ○ @(negedge clk) In = 0;
108 ○ @(negedge clk) In = 1;
109
110 // stop simulation
111 ○ → @(negedge clk) $stop;
112
113 end
114
115
116 endmodule
```

