



AOD4185

P-Channel Enhancement Mode Field Effect Transistor

General Description

The AOD4185 uses advanced trench technology to provide excellent $R_{\text{DS(ON)}}$ and low gate charge. With the excellent thermal resistance of the DPAK package, this device is well suited for high current applications.

- -RoHS Compliant
- -Halogen Free*

Features


 $V_{DS}(V) = -40V$


 $I_D = -40A$ $(V_{GS} = -10V)$

 $R_{DS(ON)}$ < 15m Ω (V_{GS} = -10V)

 $R_{DS(ON)} < 20m\Omega$ ($V_{GS} = -4.5V$)

100% UIS Tested! 100% Rg Tested!





Absolute Maximum Ratings T _c =25℃ unless otherwise noted								
Parameter		Symbol	Maximum	Units				
Drain-Source Voltage		V_{DS}	-40	V				
Gate-Source Voltage		V_{GS}	±20	V				
Continuous Drain	T _C =25℃		-40					
Current B,H	T _C =100℃	I _D	-31	1				
Pulsed Drain Current C		I_{DM}	-115	A				
Avalanche Current ^C		I _{AR}	-42	1				
Repetitive avalanche energy L=0.1mH ^C		E _{AR}	88	mJ				
	T _C =25℃	D	62.5					
Power Dissipation ^B	T _C =100℃	$-P_D$	31	W				
	T _A =25℃	Б	2.5	VV				
Power Dissipation ^A	T _A =70℃	-P _{DSM}	1.6]				
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	C				

Thermal Characteristics									
Parameter	Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient A,G		$R_{\theta JA}$	15	20	℃/W				
Maximum Junction-to-Ambient A,G	Steady-State	Г∖өЈА	41	50	℃/W				
Maximum Junction-to-Case D,F	Steady-State	$R_{\theta JC}$	2	2.4	℃/W				

Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter Conditions		Min	Тур	Max	Units			
STATIC PARAMETERS									
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-40			V			
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-40V, V _{GS} =0V			-1	μА			
		T _J =55℃	;		-5	μΛ			
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V			±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=-250\mu A$	-1.7	-1.9	-3	V			
I _{D(ON)}	On state drain current	V_{GS} =-10V, V_{DS} =-5V	-115			Α			
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-10V, I _D =-20A		12.5	15				
		T _J =125℃	;	19	23	$m\Omega$			
		V _{GS} =-4.5V, I _D =-15A		16	20				
g FS	Forward Transconductance	V_{DS} =-5V, I_D =-20A		50		S			
V_{SD}	Diode Forward Voltage	I _S =-1A,V _{GS} =0V		-0.72	-1	V			
I _S	Maximum Body-Diode Continuous Current				-20	Α			
DYNAMIC	PARAMETERS		-		-				
C _{iss}	Input Capacitance			2550		pF			
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =-20V, f=1MHz		280		pF			
C_{rss}	Reverse Transfer Capacitance]		190		pF			
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	2.5	4	6	Ω			
SWITCHII	NG PARAMETERS	•	-		-				
Q _g (-10V)	Total Gate Charge			42	55	nC			
Q _g (-4.5V)	Total Gate Charge	otal Gate Charge V_{GS} =-10V, V_{DS} =-20V,		18.6					
Q_{gs}	Gate Source Charge	I _D =-20A		7		nC			
Q_{gd}	Gate Drain Charge]		8.6		nC			
t _{D(on)}	Turn-On DelayTime			9.4		ns			
t _r	Turn-On Rise Time	V_{GS} =-10V, V_{DS} =-20V, R_{L} =1 Ω ,		20		ns			
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		55		ns			
t _f	Turn-Off Fall Time			30		ns			
t _{rr}	Body Diode Reverse Recovery Time	I _F =-20A, dI/dt=100A/μs		38	49	ns			
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =-20A, dI/dt=100A/μs		47		nC			
A . Th	alue of R is measured with the device in a still air environment with T25°C. The nower dissination P and current rating L								

A: The value of $R_{\theta,JA}$ is measured with the device in a still air environment with T $_A$ =25°C. The power dissipation P $_{DSM}$ and current rating I_{DSM} are based on $T_{J(MAX)}$ =150°C, using steady state junction-to-ambient ther mal resistance.

Rev1: Oct 2008

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175 $\mathbb C$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175°C. The SOA curve provides a single pulse ratin g.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25℃.

H. The maximum current rating is limited by bond-wires.

^{*}This device is guaranteed green after data code 8X11 (Sep 1ST 2008).

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note B)




Figure 13: Current De-rating (Note B)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note G)







Figure 15: Normalized Maximum Transient Thermal Impedance (Note G)


Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

