

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild <a href="general-regarding-numbers-n

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



FDS2582

N-Channel PowerTrench® MOSFET **150V**, **4.1A**, **66m** Ω

Features

- $r_{DS(ON)} = 57m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 4.1A$
- $Q_{q}(tot) = 19nC (Typ.), V_{GS} = 10V$
- Low Miller Charge
- Low Q_{RR} Body Diode
- Optimized efficiency at high frequencies
- UIS Capability (Single Pulse and Repetitive Pulse)

Formerly developmental type 82855

Applications

- DC/DC converters and Off-Line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 24V and 48V Systems
- High Voltage Synchronous Rectifier
- Direct Injection / Diesel Injection Systems
- 42V Automotive Load Control
- Electronic Valve Train Systems





5 4 3 2 1

SO-8 MOSFET Maximum Ratings $T_A = 25$ °C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	150	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
I _D	Continuous ($T_A = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 50^{\circ}C/W$)	4.1	А
	Continuous ($T_A = 100^{\circ}$ C, $V_{GS} = 10$ V, $R_{\theta JA} = 50^{\circ}$ C/W)	2.6	А
	Pulsed	Figure 4	А
E _{AS}	Single Pulse Avalanche Energy (Note 1)	252	mJ
P _D	Power dissipation	2.5	W
	Derate above 25°C	20	mW/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient at 10 seconds (Note 3)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient at 1000 seconds (Note 3)	80	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 2)	25	°C/W


Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS2582	FDS2582	SO-8	330mm	12mm	2500 units

Symbol	Parameter	Test Cond	ditions	Min	Тур	Max	Units
Off Chara	cteristics						
B _{VDSS}	Drain to Source Breakdown Voltage	$I_{D} = 250 \mu A, V_{GS}$	= 0V	150	-	-	V
	Zero Cata Vallana Busin Comment	V _{DS} = 120V			-	1	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{GS} = 0V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA
On Chara	cteristics						
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D =$	250μΑ	2	-	4	V
00()		I _D = 4.1A, V _{GS} =		-	0.057	0.066	
	Drain to Source On Registeres	$I_D = 2A, V_{GS} = 6$		-	0.065	0.098	0
^r DS(ON)	Drain to Source On Resistance		$I_D = 4.1A, V_{GS} = 10V,$		0.125	0.146	Ω
Dynamic	Characteristics						
C _{ISS}	Input Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ $f = 1MHz$		-	1290	-	pF
C _{OSS}	Output Capacitance			-	150	-	pF
C _{RSS}	Reverse Transfer Capacitance			-	32	-	pF
Q _{g(TOT)}	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$	'	-	19	25	nC
Q _{g(TH)}	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 2V$	V _{DD} = 75V	-	2.3	3.0	nC
Q _{gs}	Gate to Source Gate Charge		I _D = 4.1A	-	5.4	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau	$I_g = 1.0 \text{mA}$		-	3.1	-	nC
Q_{gd}	Gate to Drain "Miller" Charge			-	4.4	-	nC
Resistive	Switching Characteristics (V _G	_S = 10V)					
t _{ON}	Turn-On Time	7		-	-	45	ns
t _{d(ON)}	Turn-On Delay Time			-	11	-	ns
t _r	Rise Time	$V_{DD} = 75V, I_{D} = 4$	4.1A	-	19	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS}$		-	36	-	ns
t _f	Fall Time			-	26	-	ns
t _{OFF}	Turn-Off Time			-	-	92	ns
Drain-Sou	urce Diode Characteristics						
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 4.1A		-	-	1.25	V
* 2D	Course to Brain Blode Voltage	$I_{SD} = 2A$		-	-	1.0	V
t _{rr}	Reverse Recovery Time	I_{SD} = 4.1A, dI_{SD}/dt = 100A/µs		-	-	63	ns
Q _{RR}	Reverse Recovered Charge	I_{SD} = 4.1A, dI_{SD}/dt = 100A/ μ s		-	-	116	nC

Notes:
 Starting T_J = 25°C, L = 56mH, I_{AS} = 3A.
 R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal referance is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.
 R_{θJA} is measured with 1.0 in² copper on FR-4 board








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability

©2002 Fairchild Semiconductor Corporation FDS2582 Rev. B

Typical Characteristics $T_A = 25$ °C unless otherwise noted




The starting $T_J = 25^{\circ}C$ if R = 0 and $T_{AV} = (L)(I_{AS})/(1.3^*RATED \ BV_{DSS} - V_{DD})$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ and $T_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$

Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

©2002 Fairchild Semiconductor Corporation FDS2582 Rev. B

Typical Characteristics $T_A = 25$ °C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature





Figure 14. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms






Figure 15. Unclamped Energy Test Circuit

Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized

maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)

The transient thermal impedance $(Z_{\theta JA})$ is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




Figure 21. Thermal Resistance vs Mounting Pad Area




Figure 22. Thermal Impedance vs Mounting Pad Area

```
PSPICE Electrical Model
.SUBCKT FDS2582 2 1 3 :
                           rev July 2002
Ca 12 8 4.5e-10
Cb 15 14 5.0e-10
                                                                                                  LDRAIN
Cin 6 8 1.25e-9
                                                             DPLCAP
                                                                                                          DRAIN
Dbody 7 5 DbodyMOD
                                                                                                 RLDRAIN
Dbreak 5 11 DbreakMOD
                                                                      ₹RSLC1
                                                                                   DBREAK T
Dplcap 10 5 DplcapMOD
                                                                      51
                                                           RSLC2
                                                                         ESLC
Ebreak 11 7 17 18 155.5
Eds 14 8 5 8 1
                                                                       50
Egs 13 8 6 8 1
                                                                                               DBODY
                                                                      ≶RDRAIN
Esg 6 10 6 8 1
                                                                                 EBREAK
                                                    ESG
Evthres 6 21 19 8 1
                                                             EVTHRES
Evtemp 20 6 18 22 1
                                                               (19
8
                                                                                    MWEAK
                                    LGATE
                                                  EVTEMP
                                            RGATE
                                                                         ★MMED
It 8 17 1
                                                 20
                                    RLGATE
Lgate 1 9 5.61e-9
                                                                                                 LSOURCE
                                                                  CIN
Ldrain 2 5 1e-9
                                                                                                          SOURCE
Lsource 3 7 1.98e-9
                                                                                   RSOURCE
                                                                                                RLSOURCE
RLgate 1 9 56.1
RLdrain 2 5 10
                                                                                      RBREAK
                                                      13
8
                                                           <u>14</u>
13
RLsource 3 7 19.8
                                                                                   17
                                                                                               18
                                                   S1B
                                                                                                RVTEMP
Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
                                                                  CB
                                                                                               19
                                             CA
                                                                                  IT
Mweak 16 21 8 8 MweakMOD
                                                                                                 VBAT
                                                          8
                                                                    5
                                                     EGS
                                                               EDS
Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 Rdrain MOD 30.0e-3
                                                                                      RVTHRES
Rgate 9 20 1.5
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 20.0e-3
Rythres 22 8 Rythresmod 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 22 19 DC 1
ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*60),2.5))}
.MODEL DbodyMOD D (IS=2.4E-12 N=1.0 RS=10.0e-3 TRS1=2.1e-3 TRS2=4.7e-7
+ CJO=9.0e-10 M=0.64 TT=3.9e-8 XTI=4.6)
.MODEL DbreakMOD D (RS=1.0 TRS1=1.4e-3 TRS2=-5e-5)
.MODEL DplcapMOD D (CJO=2.8e-10 IS=1e-30 N=10 M=0.64)
.MODEL MmedMOD NMOS (VTO=3.5 KP=4.0 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.5)
.MODEL MstroMOD NMOS (VTO=4.2 KP=50 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.92 KP=0.04 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=15 RS=0.1)
.MODEL RbreakMOD RES (TC1=1.1e-3 TC2=-1.0e-8)
.MODEL RdrainMOD RES (TC1=1.15e-2 TC2=3.0e-5)
.MODEL RSLCMOD RES (TC1=4.4e-3 TC2=2.9e-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-3.9e-3 TC2=-1.6e-5)
.MODEL RvtempMOD RES (TC1=-3.5e-3 TC2=1.5e-6)
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.0 VOFF=-2.0)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.0 VOFF=-3.0)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=1.0)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.0 VOFF=-1.5)
Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank
Wheatley.
```

SABER Electrical Model

```
REV July 2002
template FDS2582 n2,n1,n3
electrical n2,n1,n3
var i iscl
dp..model dbodymod = (isl=2.4e-12,nl=1.0,rs=10.0e-3,trs1=2.1e-3,trs2=4.7e-7,cjo=9.0e-10,m=0.64,tt=3.9e-8,xti=4.6)
dp..model dbreakmod = (rs=1.0.trs1=1.4e-3.trs2=-5e-5)
dp..model dplcapmod = (cjo=2.8e-10,isl=10e-30,nl=10,m=0.64)
m..model mmedmod = (type=\_n, vto=3.5, kp=4.0, is=1e-30, tox=1)
m..model mstrongmod = (type=_n,vto=4.2,kp=50,is=1e-30, tox=1)
m..model mweakmod = (type=_n, vto=2.92, kp=0.04, is=1e-30, tox=1, rs=0.1)
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-3.0,voff=-2.0)
                                                                                                             LDRAIN
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2.0,voff=-3.0)
                                                                    DPLCAP
                                                                                                                       DRAIN
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1.5,voff=1.0)
                                                                 10
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=1.0,voff=-1.5)
                                                                                                            RI DRAIN
c.ca n12 n8 = 4.5e-10
                                                                              ERSLC1
c.cb n15 n14 = 5.0e-10
                                                                               51
                                                                  RSI C2 ₹
c.cin n6 n8 = 1.25e-9
                                                                                  ISCL
dp.dbody n7 n5 = model=dbodymod
                                                                                            DBREAK
                                                                                50
dp.dbreak n5 n11 = model=dbreakmod
                                                                              ≨RDRAIN
                                                          ESG\left(\frac{6}{8}\right)
dp.dplcap n10 n5 = model=dplcapmod
                                                                                                          DBODY
                                                                     EVTHRES
                                                                                  16
spe.ebreak n11 n7 n17 n18 = 155.5
                                                                       19
8
                                                                                              MWEAK
                                         LGATE
                                                        EVTEMP
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
                                                          (18
22
                                                                                              EBREAK
                                                                                  MMED
                                                       20
spe.esg n6 n10 n6 n8 = 1
                                                                          MSTRO
                                        RLGATE
spe.evthres n6 n21 n19 n8 = 1
                                                                                                            LSOURCE
spe.evtemp n20 n6 n18 n22 = 1
                                                                          CIN
                                                                                                                      SOURCE
                                                                                           RSOURCE
i.it n8 n17 = 1
                                                                                                            RLSOURCE
I.lgate n1 n9 = 5.61e-9
                                                                                                 RBRFAK
                                                            <u>13</u>
8
                                                                  <u>14</u>
13
I.ldrain n2 n5 = 1e-9
                                                                                             17
                                                                                                          18
1.1source n3 n7 = 1.98e-9
                                                                                                         ₹RVTEMP
                                                         S1B
                                                                  o S2B
                                                                          CB
                                                                                                           19
res.rlgate n1 n9 = 56.1
                                                   CA
                                                                                            IT
res.rldrain n2 n5 = 10
                                                                                                            VBAT
res.rlsource n3 n7 = 19.8
                                                            EGS
                                                                       EDS
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                RVTHRES
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=1.1e-3,tc2=-1.0e-8
res.rdrain n50 n16 = 30.0e-3, tc1=1.15e-2,tc2=3.0e-5
res.rgate n9 n20 = 1.5
res.rslc1 n5 n51 = 1e-6, tc1=4.4e-3,tc2=2.9e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 20.0e-3, tc1=1e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-3.9e-3,tc2=-1.6e-5
res.rvtemp n18 n19 = 1. tc1=-3.5e-3.tc2=1.5e-6
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/60))** 2.5))
```

FDS2582 Rev. B ©2002 Fairchild Semiconductor Corporation




TABLE 1. THERMAL MODELS

COMPONANT	0.04 in ²	0.28 in ²	0.52 in ²	0.76 in ²	1.0 in ²
CTHERM6	3.2e-1	3.5e-1	4.0e-1	4.0e-1	4.0e-1
CTHERM7	8.5e-1	9.0e-1	9.0e-1	9.0e-1	9.0e-1
CTHERM8	0.3	1.8	2.0	2.0	2.0
RTHERM6	24	18	12	10	9
RTHERM7	36	21	18	16	15
RTHERM8	53	37	30	28	23

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST [®]	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench [®]	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QSTM	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic™
E ² CMOS™	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I^2C^{TM}	OCX^{TM}	RapidConfigure™	UHC™
Across the board	Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franch	nise™	OPTOLOGIC [®]	SILENT SWITCHER®	VCX™
Programmable Ad	ctive Droop™	OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

FDS2582