## تئورى پردازش موازى

علیرضا وفائی صدر پژوهشگاه دانشهای بنیادی (IPM)

**Central Processing Unit Control Unit** 15t-HPCINNS Arithmetic / Logic Unit Output Input **Device** Device Registers PC CIR computerscience.gcse.guru AC MAR MDR Memory Unit

NST-HPCIIII.

St.HPCIII

ASTHE

## SISD

Single Instruction stream Single Data stream

## SIMD

Single Instruction stream Multiple Data stream

## MIS D

Multiple Instruction stream Single Data stream

### MIMD

Multiple Instruction stream Multiple Data stream

HPCIMS

HPCINNS

18tHPCIIII problem instructions 18t-HPCINNS instructions problem HPCINNS

processor

processor

processor

processor

processor

# Data Hazards AW Hazard

### RAW Hazard

ADD.D F3, F1, F2 SUB.D F5, F6, F3 No Solution, normal property of programs

#### WAW Hazard

DIV.D F3, F1, F2 SUB.D F3, F6, F5 This instruction will complete first Div writes wrong value later, hence stalls may be need for proper operation


### WAR Hazard

DIV.D F3, F1, F2 SUB.D F5, F6, F3 OR ADD.D F3, F6, F7


DIV.D F3, F1, F2 SUB.D F5, F6, F3 ADD.D F6, F6, F7


SUB.D reads wrong value of a register hence stalls may be need in some architectures not in FP pipeline on the next page.

instruction level parallelism



# multiprocessor vs. multicomputer





vs GPU





