Vet-HBCIU. Ver:HBCILL.






ASGPUS for AST-HPC INNES **Neural Networks**

Saeed Reza Kheradpisheh

Need for More Computing Power

- Lots of Data
- Complex Architectures
- Many Models



Schematic diagram of Inception-ResNet-v2

HPCINNS

LIPCINNS


2 / 31

Historic Ways for More Compute

Faster Clock Rates


Multi-Core
 Distributed Computing

EPU Trends



NST.HPCITT.

Distributed Computing & Computing





HPCINNS

HPCIMAS

Cin 5/31

GPU Accelerated Computing






Traditional CPUs are not economically feasible

Era of GPU-accelerated computing is here

EPU v.s. GRUND








UPCIME


7 / 31

Vet:HBCIII.

Parallelizable code




CUDA framework




9/31

NST:HPCIIII.

CUDA framework





NSt.HPCINNS

HPCinNS

Grid 0 Block (0, 0) Block (1, 0) Block (1, 1) Block (2, 1) Block (0, 1) Grid 1 Global memory Block (0, 0) Block (1, 0) Block (0, 1) Block (1, 1) Block (1, 2)


Matrix Multiplication

$$\begin{bmatrix} a_{1,1} & a_{1,2} & a_{1,3} & \dots & a_{1,k} \\ a_{2,1} & a_{2,2} & a_{2,3} & \dots & a_{2,k} \\ a_{3,1} & a_{3,2} & a_{3,3} & \dots & a_{3,k} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ a_{m,1} & a_{m,2} & a_{m,3} & \dots & a_{m,k} \end{bmatrix} \begin{bmatrix} b_{1,1} & b_{1,2} & b_{1,3} & \dots & b_{1,n} \\ b_{2,1} & b_{2,2} & b_{2,3} & \dots & b_{2,n} \\ b_{3,1} & b_{3,2} & b_{3,3} & \dots & b_{3,n} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ b_{k,1} & b_{k,2} & b_{k,3} & \dots & b_{k,n} \end{bmatrix} = \begin{bmatrix} c_{1,1} & c_{1,2} & c_{1,3} & \dots & c_{1,n} \\ c_{2,1} & c_{2,2} & c_{2,3} & \dots & c_{2,n} \\ c_{3,1} & c_{3,2} & c_{3,3} & \dots & c_{3,n} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ c_{m,1} & c_{m,2} & c_{m,3} & \dots & c_{m,n} \end{bmatrix}$$

Algorithm 1 Matrix Multiplication

for row in rows of matrix A do
 for column in columns of matrix B do
 for element in vectors do
 Multiply element-wise
 Add to cumulative sum
 end for
 end for
 end for

$$c_{i,j} = \sum_{h=1}^{k} a_{i,h} b_{h,j}$$




CUDA kerne

```
__global___ void MatMulKernel(Matrix A, Matrix B, Matrix C)
// Matrix multiplication kernel called by MatMul()
      Each thread computes one element of C
     by accumulating results into Cvalue
   float Cvalue = 0;
    int row = blockIdx.y * blockDim.y + threadIdx.y
    int col = blockIdx.x * blockDim.x + threadIdx.x;
    for (int e = 0; e < A.width; ++e)</pre>
        Cvalue += A.elements[row * A.width + e]
                * B.elements[e * B.width + col];
    C.elements[row * C.width + col] = Cvalue;
```


CPU code

```
void MatMul(const Matrix A, const Matrix B, Matrix C)
    // Load A and B to device memory
   Matrix d A;
    d A.width = A.width; d A.height = A.height;
    size t size = A.width * A.height * sizeof(float);
    cudaMalloc(&d A.elements, size);
    cudaMemcpy(d_A.elements, A.elements, size,
              cudaMemcpyHostToDevice);
    Matrix d B;
   d_B.width = B.width; d_B.height = B.height
   size = B.width * B.height * sizeof(float);
    cudaMalloc(&d B.elements, size);
    cudaMemcpy(d B.elements, B.elements, size,
               cudaMemcpyHostToDevice);
    // Allocate C in device memory
   Matrix d C;
    d_C.width = C.width; d_C.height = C.height;
    size = C.width * C.height * sizeof(float);
    cudaMalloc(&d C.elements, size);
   dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE);
    dim3 dimGrid(B.width / dimBlock.x, A.height / dimBlock.y);
   MatMulKernel<<<dimGrid, dimBlock>>>(d_A, d_B, d_C);
```



NST.HP CITT


1 St.HPCIM.



15 / 31

18tHPCIIII

Deep learning



Neuron

HPCinNS


$$\mathbf{x} = \begin{bmatrix} x_1 \\ \vdots \\ x_p \end{bmatrix} \qquad \begin{array}{c} x_1 \\ w_j \\ w_p \end{array} \qquad \begin{array}{c} g(\cdot) \\ b \end{array} \qquad \begin{array}{c} 0 \\ 0 \\ 0 \end{array}$$

Vet:HBCILL.


$$h(\mathbf{x}) = g\left(\sum_{i=1}^{p} w_i x_i + b\right)$$

$$= g(\mathbf{w}^T \mathbf{x} + b)$$
 $= g(\mathbf{w}^T \mathbf{x} + b)$

NSt.HPCIII.



Layer of Neurons




$$h_m(\mathbf{x}) = g\left(\sum_{i=1}^p w_{m,i} x_i + b\right)$$

$$RCinnes Cinnes Cin$$

HPCinNS

Vet-HBCILL.

Layer of Neurons



$$\mathbf{W} = \begin{bmatrix} x_{1,1} & x_{1,2} & \cdots & x_{1,784} \\ \vdots & \vdots & \ddots & \vdots \\ w_{2,1} & w_{2,2} & \cdots & w_{2,10} \\ \vdots & \vdots & \ddots & \vdots \\ w_{784,1} & w_{784,2} & \cdots & w_{784,10} \end{bmatrix}, \mathbf{b} = \begin{bmatrix} b_1 \\ b_2 \\ \vdots \\ b_{10} \end{bmatrix}$$

NSt.HPCIII.

19 / 31

Matrix multiplication (string)


$$\mathbf{xW} + \mathbf{b} = \begin{bmatrix} \sum_{i=1}^{784} x_{1,i} w_{i,1} + b_1 & \sum_{i=1}^{784} x_{1,i} w_{i,2} + b_2 & \cdots & \sum_{i=1}^{784} x_{1,i} w_{i,10} + b_{10} \\ \vdots & \vdots & \ddots & \vdots \\ \sum_{i=1}^{784} x_{N,i} w_{i,1} + b_1 & \sum_{i=1}^{784} x_{N,i} w_{i,2} + b_2 & \cdots & \sum_{i=1}^{784} x_{N,i} w_{i,10} + b_{10} \end{bmatrix}$$

SIMIS

HPCINNS

20 / 31


Hidden Layers



NST.HP CIMMS

HPCinNS


Convolutional Layer



NST.HPCITT.

1st.HPCIII. NST:HPCIIII.

Vet:HBCIUI.



Example: LeNet





Fig. 2. Architecture of LeNet-5, a Convolutional Neural Network, here for digits recognition. Each plane is a feature map, i.e. a set of units whose weights are constrained to be identical.







NVIDIA® cuDNN is a GPU-accelerated library of primitives for deep neural networks.













1st:HPCIIII














CuDNN speed up


2.5x Faster Training of CNNs



Vet:HBCIU.

Clustering , St. HPCilling

CPU









Parallelism strategies , strike

Model Parallelism: Split up a single model



Parallelism strategies , strike

Data Parallelism: Split up data to train a single model



Parallelism strategies , strike

- Training Parallelism: Split up different parts of the training process
 - Ensemble Base LearnersCross-ValidationHyperparameters

1 St.HPCilli

NST:HPCITT

NST.HPCITT.

NST-HPCIMS

Thanks!

NSt.HPCIMS

HPCIMS

HPCINNS

HPC31/31