INTERNATIONAL INSTITUTE OF INFORMATION TECHNOLOGY BANGALORE



Project Elective

on

Optimization of Parametric NTT Hardware Accelerator

under the guidance

of

Dr. Madhav Rao

Submitted by

Aman Prajapati [MT2022501] [Aman.Prajapati@iiitb.ac.in] Lokesh Maji [MT2022509] [Lokesh.Maji@iiitb.ac.in]

FPGA IMPLEMENTATION OF PARAMETRIC NTT HARDWARE ACCELERATOR

Generated by: Xilinx Vivado 2018.1

Board: Zedboard Zynq

Module: NTTN

Operating conditions: PVT_1P1V_0C (balanced_tree)

Ring size: 512

Area unit: μm^2

Power unit: W

Timing unit: ns

1. Resource Utilization

a) 28 – bits

No. of PEs	LUTs	Reg	BRAM	DSP
2	1952	1704	11	14
4	3706	3021	12	28
8	7562	5684	16	56

b) 30 - bits

No. of PEs	LUTs	Reg	BRAM	DSP
2	2017	1818	11	14
4	3919	3241	12	28
8	8023	6116	16	56

2. Power

a) 28 – bits

No. of PEs	Device Static	Dynamic	Total
2	0.107	0.057	0.164
4	0.108	0.102	0.210
8	0.106	0.166	0.272

b) 30 - bits

No. of PEs	Device Static	Dynamic	Total
2	0.109	0.064	0.173
4	0.110	0.111	0.221
8	0.106	0.169	0.275

3. Timing

a) 28 – bits

No. of PEs	Clock Time Period	Worst Negative Slack	Frequency
2	15	0.435	0.06866
4	15	0.470	0.06882
8	15	0.495	0.06894

b) 30 - bits

No. of PEs	Clock Time Period	Worst Negative Slack	Frequency
2	15	0.483	0.06888
4	15	0.592	0.06941
8	15	0.469	0.06881

FPGA SYNTHESIS OF MODULUS REDUCTION BLOCK OF PARAMETRIC NTT HARDWARE ACCELERATOR

Generated by: Xilinx Vivado 2018.1

Board: Zedboard Zynq

Module: ModRed

Operating conditions: PVT_1P1V_0C (balanced_tree)

Ring size: 512

No. of PEs: 8

Area unit: μm^2

Power unit: W

Timing unit: ns

1. Resource Utilization

a) 32 – bits

Туре	LUTs	Reg	BRAM	DSP
CA	269	440	0	8
KA	3013	542	0	0
OKA	2989	542	0	0
Radix-4	56	364	0	0

b) 64 - bits

Туре	LUTs	Reg	BRAM	DSP
CA	1814	1567	0	79
KA	5643	1751	0	0
OKA	22555	1998	0	0
Radix-4	111	1352	0	0

c) 128 - bits

Туре	LUTs	Reg	BRAM	DSP
CA	20799	5055	0	189
KA	22597	1998	0	0
OKA	32056	4099	0	0
Radix-4	210	2784	0	0

2. Power

a) 32 – bits

Туре	Device Static	Dynamic	Total
CA	0.107	0.059	0.166
KA	0.107	0.050	0.157
OKA	0.105	0.030	0.135
Radix-4	0.104	0.005	0.109

b) 64 - bits

Туре	Device Static	Dynamic	Total
CA	0.110	0.135	0.245
KA	0.109	0.081	0.190
OKA	0.106	0.141	0.247
Radix-4	0.105	0.013	0.118

c) 128 - bits

Туре	Device Static	Dynamic	Total
CA	0.112	0.283	0.395
KA	0.110	0.163	0.273
OKA	0.108	0.215	0.323
Radix-4	0.105	0.041	0.146

3. Timing

a) 32 – bits

Туре	Clock Time Period	Worst Negative Slack	Frequency
CA	20	9.603	0.09618
KA	30	13.361	0.06009
OKA	30	14.747	0.06556
Radix-4	30	21.522	0.11795

b) 64 - bits

Туре	Clock Time Period	Worst Negative Slack	Frequency
CA	20	7.860	0.08237
KA	30	13.247	0.05969
OKA	30	10.854	0.05223
Radix-4	30	21.522	0.11795

c) 128 - bits

Туре	Clock Time Period	Worst Negative Slack	Frequency
CA	30	9.517	0.04882
KA	30	9.226	0.04814
OKA	30	9.412	0.04857
Radix-4	30	20.910	0.11001

FPGA SYNTHESIS OF PARAMETRIC NTT HARDWARE ACCELERATOR USING CONVENTIONAL ALGORITHM AND BOOTH MULTIPLIER RADIX-4 ALGORITHM

Generated by: Xilinx Vivado 2018.1

Board: Zedboard Zyng

Module: NTTN

Operating conditions: PVT_1P1V_0C (balanced_tree)

Ring size: 512

Word Size: 32 bits

Area unit: µm²

Power unit: W

Timing unit: ns

1. Resource Utilization

No. of	PEs	LUTs	Reg	BRAM	DSP
CA	2	2289	2200	12	24
	4	4492	3995	12	48
	8	9383	7659	16	96
Radix-4	2	1863	2044	12	8
	4	3635	3683	12	16
	8	7539	6991	16	32

2. Power

No. of	PEs	Device Static	Dynamic	Total
CA	2	0.106	0.042	0.148
	4	0.106	0.063	0.169
	8	0.107	0.132	0.239
Radix-4	2	0.105	0.032	0.137
	4	0.106	0.042	0.148
	8	0.107	0.092	0.199

3. Timing

No. of PEs		Clock Time Period	Worst Negative Slack	Frequency
CA	2	30	21.353	0.11565
	4	30	21.353	0.11565
	8	30	21.353	0.11565
Radix-4	2	30	21.522	0.11795
	4	30	21.522	0.11795
	8	30	21.522	0.11795

ASIC SYNTHESIS OF PARAMETRIC NTT HARDWARE ACCELERATOR

Generated by: Genus (TM) Synthesis Solution 21.10-p002_1

Module: NTTN

Technology library: fast_vdd1v0 1.0

Technology node: 45 nm

Operating conditions: PVT_1P1V_0C (balanced_tree)

Wireload mode: enclosed

Area mode: timing library

Ring size: 512

Area unit: μm^2

Power unit: W

Timing unit: ns

1. Cells Count

a) 28 – bits

No. of P	Es	Sequential	Inverter	Buffer	Logic	Total
Before	2	146801	14888	11390	116789	289868
Optimisation	4	177996	22156	11485	142707	354344
	8	183196	19744	5201	157973	366114
After	2	146801	15453	11553	116785	290592
Optimisation	4	177996	29073	11350	142610	361029
	8	183196	19333	9241	157747	369517

b) 30 - bits

No. of P	Es	Sequential	Inverter	Buffer	Logic	Total
Before	2	157235	18707	12121	125504	313567
Optimisation	4	190664	20464	11970	160539	383637
	8	196236	26740	8640	168484	400100
After	2	157235	19086	12562	125512	314395
Optimisation	4	190664	25137	12447	160424	388672
	8	196236	26890	10677	168452	402255

2. Area

a) 28 – bits

No. of PEs	2	4	8
Before	1358759.844	1664750.664	1730785.050
Optimization			
After	1361497.212	1665951.084	1733996.088
Optimization			

b) 30 - bits

No. of PEs	2	4	8
Before	1463784.966	1793634.390	1863956.772
Optimization			
After	1459124.532	1793057.778	1863239.598
Optimization			

3. Power

a) 28 – bits

No. of PE	S	Leakage	Internal	Switching	Total
Before	2	7.20072e-05	4.45046e-02	1.47621e-03	4.60529e-02
Optimisation	4	8.93349e-05	5.40839e-02	2.07826e-03	5.62515e-02
	8	9.31129e-05	6.05634e-02	3.24476e-03	6.39013e-02
After	2	7.15813e-05	4.44778e-02	1.49869e-03	4.60480e-02
Optimisation	4	8.90948e-05	5.40364e-02	2.07177e-03	5.61973e-02
	8	9.29892e-05	6.05156e-02	3.26561e-03	6.38742e-02

b) 30 - bits

No. of PE	S	Leakage	Internal	Switching	Total
Before	2	7.72525e-05	4.77479e-02	1.60918e-03	4.94343e-02
Optimisation	4	9.57238e-05	5.79289e-02	2.26026e-03	6.02849e-02
·	8	1.00802e-04	6.67305e-02	3.85174e-03	7.06831e-02
After	2	7.67020e-05	4.77214e-02	1.63491e-03	4.94330e-02
Optimisation	4	9.54060e-05	5.78852e-02	2.25296e-03	6.02335e-02
	8	1.00587e-04	6.67283e-02	3.80395e-03	7.06328e-02

4. Timing

a) 28 – bits

No. of PE	S	Clock Time Period	Critical Path Slack	Frequency
Before	2	10	7.5876	0.41452
Optimisation	4	10	7.4630	0.39417
	8	10	7.4845	0.39753
After	2	10	7.5859	0.41423
Optimisation	4	10	7.4615	0.39393
	8	10	7.4830	0.39729

b) 30 - bits

No. of PE	S	Clock Time Period	Critical Path Slack	Frequency
Before	2	10	7.4217	0.38785
Optimisation	4	10	7.3093	0.37165
	8	10	7.3052	0.37108
After	2	10	7.4200	0.38759
Optimisation	4	10	7.3078	0.37144
	8	10	7.3038	0.37144

ASIC SYNTHESIS OF MODULUS REDUCTION BLOCK OF PARAMETRIC NTT HARDWARE ACCELERATOR

Generated by: Genus (TM) Synthesis Solution 21.10-p002_1

Module: ModRed

Technology library: fast_vdd1v0 1.0

Technology node: 45 nm

Operating conditions: PVT_1P1V_0C (balanced_tree)

Wireload mode: enclosed

Area mode: timing library

Ring size: 512

No. of PEs: 8

Area unit: μm^2

Power unit: W

Timing unit: ns

1. Area

a) 32 – bits

Туре	Sequential Cell Count	Inverter Cell Count	Buffer Cell Count	Logic Cell Count	Area
CA	541	297	0	2709	12188.538
KA	542	64	0	6058	18594.540
OKA	542	85	0	6828	19845.576
Radix-4	360	33	0	363	3020.866

b) 64 - bits

Туре	Sequential Cell Count	Inverter Cell Count	Buffer Cell Count	Logic Cell Count	Area
CA	1997	1084	0	14813	67104.846
KA	1998	178	0	21846	74764.620
OKA	1998	362	0	42705	123130.260
Radix-4	1352	71	0	1358	11057.202

c) 128 - bits

Туре	Sequential Cell Count	Inverter Cell Count	Buffer Cell Count	Logic Cell Count	Area
CA	4096	2105	160	49349	227438.550
Radix-4	2776	136	0	2790	22659.210

2. Power

a) 32 – bits

Туре	Leakage	Internal	Switching	Total
CA	7.48758e-07	7.19894e-04	2.14789e-04	9.35432e-04
KA	1.19090e-06	9.03191e-04	2.81258e-04	1.18564e-03
OKA	1.27020e-06	9.31246e-04	2.91207e-04	1.22372e-03
Radix-4	1.88668e-07	1.83142e-04	1.69779e-05	2.00309e-04

b) 64 - bits

Туре	Leakage	Internal	Switching	Total
CA	4.17438e-06	3.84269e-03	1.30815e-03	5.15501e-03
KA	4.80585e-06	3.79651e-03	1.19078e-03	4.99210e-03
OKA	7.93895e-06	5.42574e-03	1.91969e-03	7.35337e-03
Radix-4	6.94682e-07	6.80970e-04	1.23263e-05	6.93991e-04

c) 128 - bits

Туре	Leakage	Internal	Switching	Total
CA	1.42813e-05	1.27252e-02	5.03143e-03	1.77710e-02
Radix-4	1.42567e-06	1.39362e-03	2.42144e-05	1.41926e03

3. Timing

a) 32 – bits

Туре	Clock Time Period	Critical Path Slack	Frequency
CA	10	6.4747	0.28366
KA	10	6.4494	0.28164
OKA	10	6.4311	0.28019
Radix-4	10	7.6530	0.42607

b) 64 – bits

Туре	Clock Time Period	Critical Path Slack	Frequency
CA	10	3.5966	0.15617
KA	10	3.9862	0.16628
OKA	10	3.6265	0.15689
Radix-4	10	6.0915	0.25585

c) 128 – bits

Туре	Clock Time Period	Critical Path Slack	Frequency
CA	10	0.1421	0.10144
Radix-4	10	3.2860	0.14894

ASIC SYNTHESIS OF PARAMETRIC NTT HARDWARE ACCELERATOR USING CONVENTIONAL ALGORITHM AND BOOTH MULTIPLIER RADIX-4 ALGORITHM

Generated by: Genus (TM) Synthesis Solution 21.10-p002_1

Module: NTTN

Technology library: fast_vdd1v0 1.0

Technology node: 45 nm

Operating conditions: PVT_1P1V_0C (balanced_tree)

Wireload mode: enclosed

Area mode: timing library

Ring size: 512

Word Size: 32 bits

Area unit: μm^2

Power unit: W

Timing unit: ns

1. Area

No. of PEs	2	4	8
CA	1567394.208	1943704.674	2039650.038
Radix-4	1542444.624	1890850.626	1948264.902

2. Power

No. of PEs	2	4	8
CA	5.23860e-02	6.67615e-02	7.65302e-02
Radix-4	5.07187e-02	6.26243e-02	7.12235e-02

3. Performance

No. of PEs	2	4	8
CA	0.35265	0.35265	0.34864
Radix-4	0.34376	0.32376	0.33916

ASIC IMPLEMENTATION OF PARAMETRIC NTT HARDWARE ACCELERATOR

Generated by: Cadence Innovus 21.10-p004_1

Module: NTTN

Technology library: fast_vdd1v0 1.0

Technology node: 45 nm

Operating conditions: PVT_1P1V_0C (balanced_tree)

Wireload mode: enclosed

Area mode: timing library

Ring size: 512

No. of PE: 8

Word Size: 32 bits

Area unit: μm^2

Power unit: W

Timing unit: ns

1. Floorplan / Placement Information

Туре	No. of Cell Rows	Standard Cells Area	Core Area	Chip Area	Effective Utilization
CA	1496	2228595.804	2913814.692	3087294.876	7.6484e-01
Radix-4	1460	2129484.546	2783450.448	2953062.840	7.6505e-01

2. Power Information

Туре	Leakage	Internal	Switching	Total
CA	0.0449e-03	57.8703e-03	31.0204e-03	88.9357e-03
Radix-4	0.0426e-03	54.1336e-03	27.0049e-03	81.1811e-03

3. Timing Information

Туре	Clock Time Period	Post – CTS Slack	Post – Route Slack	Frequency
CA	10	0.001	2.247	0.12898
Radix-4	10	0.013	0.136	0.10138