

# EPROMINT CPU

Quick User Manual

Majsterkowanie i nie tylko (MINT)

COPYRIGHT © 2025

## Table Of Contents

1. Overview .....	2
2. CPU Block Diagram.....	3
3. Instruction Set Summary .....	4
4. Instruction Operands .....	10
5. Effect on Flags .....	10
6. Reset Sequence.....	10
7. Interrupt Response .....	10
8. RETI Instruction .....	10
9. Relative Address Changes .....	10
10. Indexed Addressing.....	11
11. Relative Jump and Call .....	11
12. EXTended Instruction .....	11
12.1 Bitstream Formatting .....	11
12.2 Bitstream Slicing.....	12
12.3 Bit Shifting .....	13
12.4 Math and Auxiliary Bitwise Operations .....	13
12.5 Value Mapping Summary.....	14

## 1. Overview


**EPROMINT** is a completely custom 8-bit CISC CPU based on Von Neumann architecture. The CPU is little-endian and has 16-bit address bus (64K memory space). It has four 8-bit working registers named **A** (Accumulator), **B**, **C** and **D**. There is an additional **F** (Flags) register providing eight flags out of which all can be used to determine conditional branching. **EPROMINT** has three 16-bit address registers named **PC** (Program Counter), **SP** (Stack Pointer) and **DP** (Data Pointer). When mentioned names are present in the instruction mnemonic (case-sensitive), they specify a register and they are not used for anything else within this document. 8-bit registers can be used as 16-bit pairs, **AB** and **CD**. In such case, **A** and **C** are the low bytes of the resulting registers. When only a part of 16-bit register is used in the operation, either low or high byte, it is denoted as **reg\_L** and **reg\_H**, respectively. When it comes to math operators, C programming language conventions are used.

Presented CPU provides significant advantages over 8051, Z80, 6502 and other CPUs from 8-bit era. Main advantages are:

1. Very fast branching. Conditional relative jump takes 3 clock cycles, absolute jump takes 4 clocks. Indirect jump with displacement takes only 3 clocks, branch instructions are one of the fastest available in the **EPROMINT** instruction set. Instructions in general hardly ever exceed 10 clock cycles, and there are no instructions with variable execution time depending on certain conditions.
2. Less register-tied operations. Arithmetic and logical operations results can be directly stored in registers other than **A**, including memory locations.
3. Powerful ALU. Puny **ADD** and **SUB** is no longer the limit, **EPROMINT** supports multiplication and division with the speed of addition. Special instruction allows the user to access even more sophisticated operations like bitstream formation / slicing, square / cube roots, exponents, logarithms and trigonometric functions, both forward and inverse.
4. More memory-oriented addressing modes. Value from one memory location can be transferred into another without touching any register, the same applies to loading an immediate value into specified location. Any memory location can be pushed onto / popped from the stack with a single instruction, allowing to use memory as a large register bank. Read-modify-write operations included.
5. Dedicated I/O instructions with post increment / decrement and read-modify-write.
6. Built-in initialization routine after power-on that loads all registers with default values. Can be also executed by issuing a **RESET** instruction.

There are, however, some disadvantages: **EPROMINT** weights 0.5 kg, requires dozens of logic chips and weeks of soldering. **But it works and even has a C compiler development in progress!**

2. CPU Block Diagram



### 3. Instruction Set Summary

Opcode	Instruction	Operands	Flags	Clocks	Performed operation description
0x00	NOP	None	No	2	This instruction does literally nothing.
0x01	LD A, B	None	No	4	<b>A</b> gets loaded with <b>B</b> (short form is <b>A ← B</b> ).
0x02	LD A, C	None	No	4	<b>A ← C</b>
0x03	LD A, D	None	No	4	<b>A ← D</b>
0x04	LD B, A	None	No	4	<b>B ← A</b>
0x05	LD B, C	None	No	4	<b>B ← C</b>
0x06	LD B, D	None	No	4	<b>B ← D</b>
0x07	LD C, A	None	No	4	<b>C ← A</b>
0x08	LD C, B	None	No	4	<b>C ← B</b>
0x09	LD C, D	None	No	4	<b>C ← D</b>
0x0A	LD D, A	None	No	4	<b>D ← A</b>
0x0B	LD D, B	None	No	4	<b>D ← B</b>
0x0C	LD D, C	None	No	4	<b>D ← C</b>
0x0D	LD A, n	n	No	3	<b>A ← n</b>
0x0E	LD B, n	n	No	3	<b>B ← n</b>
0x0F	LD C, n	n	No	3	<b>C ← n</b>
0x10	LD D, n	n	No	3	<b>D ← n</b>
0x11	LD A, (DP)	None	No	4	<b>A</b> gets loaded with value from memory location <b>DP</b> ( <b>A ← mem(DP)</b> ).
0x12	LD B, (DP)	None	No	4	<b>B ← mem(DP)</b>
0x13	LD C, (DP)	None	No	4	<b>C ← mem(DP)</b>
0x14	LD D, (DP)	None	No	4	<b>D ← mem(DP)</b>
0x15	LD A, (DP + d)	d	No	7	<b>A ← mem(DP + d)</b>
0x16	LD B, (DP + d)	d	No	7	<b>B ← mem(DP + d)</b>
0x17	LD A, (DP + D + d)	d	No	8	<b>A ← mem(DP + D + d)</b>
0x18	LD A, (SP + D + d)	d	No	8	<b>A ← mem(SP + D + d)</b>
0x19	LD B, (SP + d)	d	No	7	<b>B ← mem(SP + d)</b>
0x1A	LD C, (SP + d)	d	No	7	<b>C ← mem(SP + d)</b>
0x1B	LD D, (SP + d)	d	No	7	<b>D ← mem(SP + d)</b>
0x1C	LD A, (nn)	nn	No	5	<b>A ← mem(nn)</b>
0x1D	LD B, (nn)	nn	No	5	<b>B ← mem(nn)</b>
0x1E	LD C, (nn)	nn	No	5	<b>C ← mem(nn)</b>
0x1F	LD D, (nn)	nn	No	5	<b>D ← mem(nn)</b>
0x20	LD (DP), A	None	No	4	<b>mem(DP) ← A</b>
0x21	LD (DP), B	None	No	4	<b>mem(DP) ← B</b>
0x22	LD (DP), C	None	No	4	<b>mem(DP) ← C</b>
0x23	LD (DP), D	None	No	4	<b>mem(DP) ← D</b>
0x24	LD (DP + d), A	d	No	8	<b>mem(DP + d) ← A</b>
0x25	LD (DP + d), B	d	No	8	<b>mem(DP + d) ← B</b>
0x26	LD (DP + D + d), A	d	No	9	<b>mem(DP + D + d) ← A</b>
0x27	LD (SP + D + d), A	d	No	9	<b>mem(SP + D + d) ← A</b>
0x28	LD (SP + d), B	d	No	8	<b>mem(SP + d) ← B</b>
0x29	LD (SP + d), C	d	No	7	<b>mem(SP + d) ← C</b>

Opcode	Instruction	Operands	Flags	Clocks	Performed operation description
0x2A	LD (SP + d), D	d	No	7	$\text{mem}(\text{SP} + d) \leftarrow D$
0x2B	LD (nn), A	nn	No	6	$\text{mem}(\text{nn}) \leftarrow A$
0x2C	LD (nn), B	nn	No	6	$\text{mem}(\text{nn}) \leftarrow B$
0x2D	LD (nn), C	nn	No	5	$\text{mem}(\text{nn}) \leftarrow C$
0x2E	LD (nn), D	nn	No	5	$\text{mem}(\text{nn}) \leftarrow D$
0x2F	LD (nn), n	n, nn	No	9	$\text{mem}(\text{nn}) \leftarrow n$
0x30	LD (dd), (ss)	ss, dd	No	10	$\text{mem}(\text{dd}) \leftarrow \text{mem}(\text{ss})$
0x31	LD A, (CD)	None	No	6	$A \leftarrow \text{mem}(\text{CD})$
0x32	LD (CD), A	None	No	6	$\text{mem}(\text{CD}) \leftarrow A$
0x33	LD CD, (DP)	None	No	5	$C \leftarrow \text{mem}(\text{DP}), D \leftarrow \text{mem}(\text{DP} + 1)$
0x34	LD (DP), CD	None	No	6	$\text{mem}(\text{DP}) \leftarrow C, \text{mem}(\text{DP} + 1) \leftarrow D$
0x35	LD DP, AB	None	No	6	$\text{DP} \leftarrow \text{AB}$
0x36	LD DP, nn	nn	No	4	$\text{DP} \leftarrow \text{nn}$
0x37	LD SP, nn	nn	No	4	$\text{SP} \leftarrow \text{nn}$
0x38	LD DP, SP + d	d	No	3	$\text{DP} \leftarrow \text{SP} + d$
0x39	EX AB, CD	None	No	8	Exchanges <b>AB</b> with <b>CD</b> ( <b>AB</b> $\leftrightarrow$ <b>CD</b> )
0x3A	EX CD, DP	None	No	7	$\text{CD} \leftrightarrow \text{DP}$
0x3B	EX DP, (nn)	nn	No	11	$\text{DP}_L \leftrightarrow \text{mem}(\text{nn}), \text{DP}_H \leftrightarrow \text{mem}(\text{nn} + 1)$
0x3C	PUSH A	None	No	4	$\text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow A$ ( <b>SP</b> is decremented, then <b>A</b> is pushed)
0x3D	PUSH B	None	No	4	$\text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow B$
0x3E	PUSH F	None	No	4	$\text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow F$
0x3F	PUSH CD	None	No	6	$\text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow D; \text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow C$
0x40	PUSH DP	None	No	7	$\text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow \text{DP}_H; \text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow \text{DP}_L$
0x41	PUSH ALL	None	No	17	Equivalent to <b>PUSH DP, CD, F, B, A</b> , but faster
0x42	PUSH n	n	No	6	$\text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow n$
0x43	PUSH (nn)	nn	No	8	$\text{SP} \leftarrow \text{SP} - 1; \text{mem}(\text{SP}) \leftarrow \text{mem}(\text{nn})$
0x44	POP A	None	No	4	$A \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1$ ( <b>A</b> is restored, then <b>SP</b> is incremented)
0x45	POP B	None	No	4	$B \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1$
0x46	POP F	None	No	4	$F \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1$
0x47	POP CD	None	No	5	$C \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1; D \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1$
0x48	POP DP	None	No	5	$\text{DP}_L \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1; \text{DP}_H \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1$
0x49	POP ALL	None	No	10	Equivalent to <b>POP A, B, F, CD, DP</b> , but faster
0x4A	POP (nn)	nn	No	8	$\text{mem}(\text{nn}) \leftarrow \text{mem}(\text{SP}); \text{SP} \leftarrow \text{SP} + 1$
0x4B	ADD A, B	None	Yes	4	$A \leftarrow A + B$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B</b> (for correct interpretation of flags))
0x4C	ADD A, C	None	Yes	7	$A \leftarrow A + C$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C</b> )
0x4D	ADD A, D	None	Yes	7	$A \leftarrow A + D$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D</b> )
0x4E	ADD A, n	n	Yes	7	$A \leftarrow A + n$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n</b> )
0x4F	ADD B, n	n	Yes	9	$B \leftarrow B + n$ ( <b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n</b> )
0x50	ADD C, n	n	Yes	10	$C \leftarrow C + n$ ( <b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n</b> )
0x51	ADD D, n	n	Yes	10	$D \leftarrow D + n$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n</b> )
0x52	ADDC A, A	None	Yes	10	$A \leftarrow A + A + \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>A + carry</b> )
0x53	ADDC A, B	None	Yes	7	$A \leftarrow A + B + \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B + carry</b> )
0x54	ADDC A, C	None	Yes	9	$A \leftarrow A + C + \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C + carry</b> )
0x55	ADDC A, D	None	Yes	9	$A \leftarrow A + D + \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D + carry</b> )

Opcode	Instruction	Operands	Flags	Clocks	Performed operation description
0x56	ADDC A, n	n	Yes	9	$A \leftarrow A + n + \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n + carry</b> )
0x57	ADDC B, n	n	Yes	11	$B \leftarrow B + n + \text{carry}$ ( <b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n + carry</b> )
0x58	ADDC C, n	n	Yes	10	$C \leftarrow C + n + \text{carry}$ ( <b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n + carry</b> )
0x59	ADDC D, n	n	Yes	10	$D \leftarrow D + n + \text{carry}$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n + carry</b> )
0x5A	SUB A, B	None	Yes	5	$A \leftarrow A - B$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B</b> )
0x5B	SUB A, C	None	Yes	7	$A \leftarrow A - C$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C</b> )
0x5C	SUB A, D	None	Yes	7	$A \leftarrow A - D$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D</b> )
0x5D	SUB A, n	n	Yes	7	$A \leftarrow A - n$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n</b> )
0x5E	SUB B, n	n	Yes	9	$B \leftarrow B - n$ ( <b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n</b> )
0x5F	SUB C, n	n	Yes	10	$C \leftarrow C - n$ ( <b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n</b> )
0x60	SUB D, n	n	Yes	10	$D \leftarrow D - n$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n</b> )
0x61	SUBB A, B	None	Yes	7	$A \leftarrow A - B - \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B + carry</b> )
0x62	SUBB A, C	None	Yes	9	$A \leftarrow A - C - \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C + carry</b> )
0x63	SUBB A, D	None	Yes	10	$A \leftarrow A - D - \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D + carry</b> )
0x64	SUBB A, n	n	Yes	9	$A \leftarrow A - n - \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n + carry</b> )
0x65	SUBB B, n	n	Yes	11	$B \leftarrow B - n - \text{carry}$ ( <b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n + carry</b> )
0x66	SUBB C, n	n	Yes	10	$C \leftarrow C - n - \text{carry}$ ( <b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n + carry</b> )
0x67	SUBB D, n	n	Yes	10	$D \leftarrow D - n - \text{carry}$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n + carry</b> )
0x68	ADD A, (DP)	None	Yes	7	$A \leftarrow A + \text{mem}(\text{DP})$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP)</b> )
0x69	ADDC A, (DP)	None	Yes	9	$A \leftarrow A + \text{mem}(\text{DP}) + \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP) + carry</b> )
0x6A	SUB A, (DP)	None	Yes	7	$A \leftarrow A - \text{mem}(\text{DP})$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP)</b> )
0x6B	SUBB A, (DP)	None	Yes	9	$A \leftarrow A - \text{mem}(\text{DP}) - \text{carry}$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP) + carry</b> )
0x6C	ADD (DP), A	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) + A$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>A</b> )
0x6D	ADDC (DP), A	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) + A + \text{carry}$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>A + carry</b> )
0x6E	SUB (DP), A	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) - A$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>A</b> )
0x6F	SUBB (DP), A	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) - A - \text{carry}$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>A + carry</b> )
0x70	INC A	None	Yes	7	$A \leftarrow A + 1$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>1</b> )
0x71	DEC A	None	Yes	7	$A \leftarrow A - 1$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>1</b> )
0x72	INC (DP)	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) + 1$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>1</b> )
0x73	DEC (DP)	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) - 1$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>1</b> )
0x74	INC (nn)	nn	Yes	12	$\text{mem}(\text{nn}) \leftarrow \text{mem}(\text{nn}) + 1$ ( <b>arg1</b> is <b>mem(nn)</b> , <b>arg2</b> is <b>1</b> )
0x75	DEC (nn)	nn	Yes	12	$\text{mem}(\text{nn}) \leftarrow \text{mem}(\text{nn}) - 1$ ( <b>arg1</b> is <b>mem(nn)</b> , <b>arg2</b> is <b>1</b> )
0x76	CLR A	None	No	4	$A \leftarrow 0$
0x77	CPL A	None	Yes	7	$A \leftarrow \sim A$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>0xFF</b> )
0x78	AND A, B	None	Yes	5	$A \leftarrow A \& B$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B</b> )
0x79	AND A, C	None	Yes	7	$A \leftarrow A \& C$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C</b> )
0x7A	AND A, D	None	Yes	7	$A \leftarrow A \& D$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D</b> )
0x7B	AND A, n	n	Yes	7	$A \leftarrow A \& n$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n</b> )
0x7C	AND B, n	n	Yes	9	$B \leftarrow B \& n$ ( <b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n</b> )
0x7D	AND C, n	n	Yes	10	$C \leftarrow C \& n$ ( <b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n</b> )
0x7E	AND D, n	n	Yes	10	$D \leftarrow D \& n$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n</b> )
0x7F	OR A, B	None	Yes	5	$A \leftarrow A \mid B$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B</b> )
0x80	OR A, C	None	Yes	7	$A \leftarrow A \mid C$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C</b> )
0x81	OR A, D	None	Yes	7	$A \leftarrow A \mid D$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D</b> )

Opcode	Instruction	Operands	Flags	Clocks	Performed operation description
0x82	OR A, n	n	Yes	7	$A \leftarrow A \mid n$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n</b> )
0x83	OR B, n	n	Yes	9	$B \leftarrow B \mid n$ ( <b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n</b> )
0x84	OR C, n	n	Yes	10	$C \leftarrow C \mid n$ ( <b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n</b> )
0x85	OR D, n	n	Yes	10	$D \leftarrow D \mid n$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n</b> )
0x86	XOR A, B	None	Yes	5	$A \leftarrow A \wedge B$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B</b> )
0x87	XOR A, C	None	Yes	7	$A \leftarrow A \wedge C$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C</b> )
0x88	XOR A, D	None	Yes	7	$A \leftarrow A \wedge D$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D</b> )
0x89	XOR A, n	n	Yes	7	$A \leftarrow A \wedge n$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n</b> )
0x8A	XOR B, n	n	Yes	9	$B \leftarrow B \wedge n$ ( <b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n</b> )
0x8B	XOR C, n	n	Yes	10	$C \leftarrow C \wedge n$ ( <b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n</b> )
0x8C	XOR D, n	n	Yes	10	$D \leftarrow D \wedge n$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n</b> )
0x8D	CP A, C	None	Yes	6	<b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>C</b> , operation is <b>SUB</b> . Flags are updated.
0x8E	CP A, D	None	Yes	6	<b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>D</b> , operation is <b>SUB</b> . Flags are updated.
0x8F	MUL AB	None	No	7	$A \leftarrow (A * B)_{\text{low}}$ , $B \leftarrow (A * B)_{\text{high}}$
0x90	MUL A, n	n	No	7	$A \leftarrow (A * n)_{\text{low}}$ , $B \leftarrow (A * n)_{\text{high}}$
0x91	MUL (DP), AB	None	No	5	$\text{mem}(\text{DP}) \leftarrow (A * B)_{\text{low}}$ , $\text{mem}(\text{DP} + 1) \leftarrow (A * B)_{\text{high}}$
0x92	MUL CD, AB	None	No	5	$C \leftarrow (A * B)_{\text{low}}$ , $D \leftarrow (A * B)_{\text{high}}$
0x93	MUL16 AB, C	None	No	21	$A \leftarrow (AB * C)_{\text{low}}$ , $B \leftarrow (AB * C)_{\text{mid}}$ , $C \leftarrow (AB * C)_{\text{high}}$
0x94	DIV A, B	None	No	7	$A \leftarrow (A / B)$ , $B \leftarrow (A \% B)$
0x95	DIV A, n	n	No	7	$A \leftarrow (A / n)$ , $B \leftarrow (A \% n)$
0x96	DIV (DP), AB	None	No	5	$\text{mem}(\text{DP}) \leftarrow (A / B)$ , $\text{mem}(\text{DP} + 1) \leftarrow (A \% B)$
0x97	DIV CD, AB	None	No	5	$C \leftarrow (A / B)$ , $D \leftarrow (A \% B)$
0x98	DIVNR A, B	None	No	4	$A \leftarrow (A / B)$
0x99	EXT A	None	No	7	$A \leftarrow \text{EXT}(A, B)_{\text{low}}$ , $B \leftarrow \text{EXT}(A, B)_{\text{high}}$
0x9A	EXTDIR A, oper	oper	No	7	$A \leftarrow \text{EXT}(A, \text{oper})_{\text{low}}$ , $B \leftarrow \text{EXT}(A, \text{oper})_{\text{high}}$
0x9B	EXT (DP), A	None	No	5	$\text{mem}(\text{DP}) \leftarrow \text{EXT}(A, B)_{\text{low}}$ , $\text{mem}(\text{DP} + 1) \leftarrow \text{EXT}(A, B)_{\text{high}}$
0x9C	EXT CD, A	None	No	5	$C \leftarrow \text{EXT}(A, B)_{\text{low}}$ , $D \leftarrow \text{EXT}(A, B)_{\text{high}}$
0x9D	EXTDIRL A, oper	oper	No	6	$A \leftarrow \text{EXT}(A, \text{oper})_{\text{low}}$
0x9E	INC DP	None	No	3	$\text{DP} \leftarrow \text{DP} + 1$
0x9F	DEC DP	None	No	3	$\text{DP} \leftarrow \text{DP} - 1$
0xA0	ADD DP, A	None	No	4	$\text{DP} \leftarrow \text{DP} + A$
0xA1	ADD DP, d	d	No	3	$\text{DP} \leftarrow \text{DP} + d$
0xA2	ADD CD, AB	None	Yes <sup>1</sup>	13	$\text{CD} \leftarrow \text{CD} + \text{AB}$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>B + carry</b> [ <b>carry</b> is taken from <b>C + A</b> ])
0xA3	SUB CD, AB	None	Yes <sup>1</sup>	13	$\text{CD} \leftarrow \text{CD} - \text{AB}$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>B + carry</b> [ <b>carry</b> is <b>borrow</b> from <b>C - A</b> ])
0xA4	ADD SP, A	None	No	4	$\text{SP} \leftarrow \text{SP} + A$
0xA5	ADD SP, d	d	No	3	$\text{SP} \leftarrow \text{SP} + d$
0xA6	CP A, B	None	Yes	4	<b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>B</b> , operation is <b>SUB</b> . Flags are updated.
0xA7	CP A, n	n	Yes	6	<b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n</b> , operation is <b>SUB</b> . Flags are updated.
0xA8	CP B, n	n	Yes	9	<b>arg1</b> is <b>B</b> , <b>arg2</b> is <b>n</b> , operation is <b>SUB</b> . Flags are updated.
0xA9	CP C, n	n	Yes	9	<b>arg1</b> is <b>C</b> , <b>arg2</b> is <b>n</b> , operation is <b>SUB</b> . Flags are updated.
0xAA	CP D, n	n	Yes	9	<b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n</b> , operation is <b>SUB</b> . Flags are updated.
0xAB	CP A, (DP)	None	Yes	6	<b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP)</b> , operation is <b>SUB</b> . Flags are updated.

<sup>1</sup> Only **carry**, **overflow** and **negative** flags are valid for 16-bit result. The rest refers only to high byte of the result / high bytes of input operands.



Opcode	Instruction	Operands	Flags	Clocks	Performed operation description
0xAC	CP (DP), n	n	Yes	9	<b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n</b> , operation is <b>SUB</b> . Flags are updated.
0xAD	TEST A, n	n	Yes	6	<b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>n</b> , operation is <b>AND</b> . Flags are updated.
0xAE	LD C, (DP + d)	d	No	7	$C \leftarrow \text{mem}(\text{DP} + d)$
0xAF	LD D, (DP + d)	d	No	7	$D \leftarrow \text{mem}(\text{DP} + d)$
0xB0	LD (DP + d), C	d	No	7	$\text{mem}(\text{DP} + d) \leftarrow C$
0xB1	LD (DP + d), D	d	No	7	$\text{mem}(\text{DP} + d) \leftarrow D$
0xB2	LD A, (SP + d)	d	No	7	$A \leftarrow \text{mem}(\text{SP} + d)$
0xB3	LD (SP + d), A	d	No	8	$\text{mem}(\text{SP} + d) \leftarrow A$
0xB4	LD CD, SP	None	No	5	$CD \leftarrow SP$
0xB5	LD DP, CD + d	d	No	7	$DP \leftarrow CD$ ; $DP \leftarrow DP + d$
0xB6	ADD CD, nn	nn	Yes <sup>2</sup>	14	$CD \leftarrow CD + nn$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n_H + carry</b> [ <b>carry</b> is taken from <b>C + n_L</b> ])
0xB7	SUB CD, nn	nn	Yes <sup>2</sup>	14	$CD \leftarrow CD - nn$ ( <b>arg1</b> is <b>D</b> , <b>arg2</b> is <b>n_H + carry</b> [ <b>carry</b> is <b>borrow</b> from <b>C - n_L</b> ])
0xB8	ADD (DP), n	n	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) + n$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n</b> )
0xB9	ADDC (DP), n	n	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) + n + \text{carry}$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n + carry</b> )
0xBA	SUB (DP), n	n	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) - n$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n</b> )
0xBB	SUBB (DP), n	n	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) - n - \text{carry}$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n + carry</b> )
0xBC	AND A, (DP)	None	Yes	7	$A \leftarrow A \& \text{mem}(\text{DP})$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP)</b> )
0xBD	AND (DP), A	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) \& A$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>A</b> )
0xBE	AND (DP), n	n	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) \& n$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n</b> )
0xBF	OR A, (DP)	None	Yes	7	$A \leftarrow A   \text{mem}(\text{DP})$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP)</b> )
0xC0	OR (DP), A	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP})   A$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>A</b> )
0xC1	OR (DP), n	n	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP})   n$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n</b> )
0xC2	XOR A, (DP)	None	Yes	7	$A \leftarrow A \wedge \text{mem}(\text{DP})$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>mem(DP)</b> )
0xC3	XOR (DP), A	None	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) \wedge A$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>A</b> )
0xC4	XOR (DP), n	n	Yes	10	$\text{mem}(\text{DP}) \leftarrow \text{mem}(\text{DP}) \wedge n$ ( <b>arg1</b> is <b>mem(DP)</b> , <b>arg2</b> is <b>n</b> )
0xC5	JP nn	nn	No	4	$PC \leftarrow nn$
0xC6	JP C, nn	nn	No	4	If <b>carry</b> flag <b>set</b> , then $PC \leftarrow nn$
0xC7	JP OV, nn	nn	No	4	If <b>overflow</b> flag <b>set</b> , then $PC \leftarrow nn$
0xC8	JP Z, nn	nn	No	4	If <b>zero</b> flag <b>set</b> , then $PC \leftarrow nn$
0xC9	JP NEG, nn	nn	No	4	If <b>negative</b> flag <b>set</b> , then $PC \leftarrow nn$
0xCA	JP POS, nn	nn	No	4	If <b>positive</b> flag <b>set</b> , then $PC \leftarrow nn$
0xCB	JP EQ, nn	nn	No	4	If <b>arg1 == arg2</b> flag <b>set</b> , then $PC \leftarrow nn$
0xCC	JP LT, nn	nn	No	4	If <b>arg1 &lt; arg2</b> flag <b>set</b> , then $PC \leftarrow nn$
0xCD	JP GT, nn	nn	No	4	If <b>arg1 &gt; arg2</b> flag <b>set</b> , then $PC \leftarrow nn$
0xCE	JP DP + d	d	No	3	$PC \leftarrow DP + d$
0xCF	JR d	d	No	3	$PC \leftarrow PC + d$
0xD0	JR C, d	d	No	3	If <b>carry</b> flag <b>set</b> , then $PC \leftarrow PC + d$
0xD1	DI	None	No	4	Disables interrupts.
0xD2	JR OV, d	d	No	3	If <b>overflow</b> flag <b>set</b> , then $PC \leftarrow PC + d$
0xD3	JR Z, d	d	No	3	If <b>zero</b> flag <b>set</b> , then $PC \leftarrow PC + d$
0xD4	JR NEG, d	d	No	3	If <b>negative</b> flag <b>set</b> , then $PC \leftarrow PC + d$
0xD5	JR POS, d	d	No	3	If <b>positive</b> flag <b>set</b> , then $PC \leftarrow PC + d$

<sup>2</sup> Only **carry**, **overflow** and **negative** flags are valid for 16-bit result. The rest refers only to high byte of the result / high bytes of input operands.

Opcode	Instruction	Operands	Flags	Clocks	Performed operation description
0xD6	JR EQ, d	d	No	3	If <b>arg1 == arg2</b> flag <b>set</b> , then $PC \leftarrow PC + d$
0xD7	JR LT, d	d	No	3	If <b>arg1 &lt; arg2</b> flag <b>set</b> , then $PC \leftarrow PC + d$
0xD8	JR GT, d	d	No	3	If <b>arg1 &gt; arg2</b> flag <b>set</b> , then $PC \leftarrow PC + d$
0xD9	JR NC, d	d	No	3	If <b>carry</b> flag <b>not set</b> , then $PC \leftarrow PC + d$
0xDA	JR NOV, d	d	No	3	If <b>overflow</b> flag <b>not set</b> , then $PC \leftarrow PC + d$
0xDB	JR NZ, d	d	No	3	If <b>zero</b> flag <b>not set</b> , then $PC \leftarrow PC + d$
0xDC	JR NNEG, d	d	No	3	If <b>negative</b> flag <b>not set</b> , then $PC \leftarrow PC + d$
0xDD	JR NPOS, d	d	No	3	If <b>positive</b> flag <b>not set</b> , then $PC \leftarrow PC + d$
0xDE	JR NEQ, d	d	No	3	If <b>arg1 == arg2</b> flag <b>not set</b> , then $PC \leftarrow PC + d$
0xDF	JR NLT, d	d	No	3	If <b>arg1 &lt; arg2</b> flag <b>not set</b> , then $PC \leftarrow PC + d$ (jumps if $arg1 \geq arg2$ )
0xE0	JR NGT, d	d	No	3	If <b>arg1 &gt; arg2</b> flag <b>not set</b> , then $PC \leftarrow PC + d$ (jumps if $arg1 \leq arg2$ )
0xE1	EI	None	No	4	Enables interrupts.
0xE2	DJNZ d	d	No	10	$B \leftarrow B - 1$ ; If $B > 0$ , then $PC \leftarrow PC + d$
0xE3	CALL nn	nn	No	9	$SP \leftarrow SP - 1$ ; $mem(SP) \leftarrow PC\_H$ ; $SP \leftarrow SP - 1$ ; $mem(SP) \leftarrow PC\_L$ ; $PC \leftarrow nn$
0xE4	CALLR d	d	No	8	$SP \leftarrow SP - 1$ ; $mem(SP) \leftarrow PC\_H$ ; $SP \leftarrow SP - 1$ ; $mem(SP) \leftarrow PC\_L$ ; $PC \leftarrow PC + d$
0xE5	CALL DP + d	d	No	9	$SP \leftarrow SP - 1$ ; $mem(SP) \leftarrow PC\_H$ ; $SP \leftarrow SP - 1$ ; $mem(SP) \leftarrow PC\_L$ ; $PC \leftarrow DP + d$
0xE6	RET	None	No	5	$PC\_L \leftarrow mem(SP)$ ; $SP \leftarrow SP + 1$ ; $PC\_H \leftarrow mem(SP)$ ; $SP \leftarrow SP + 1$
0xE7	RETI	None	No	5	$PC\_L \leftarrow mem(SP)$ ; $SP \leftarrow SP + 1$ ; $PC\_H \leftarrow mem(SP)$ ; $SP \leftarrow SP + 1$ ; Enables interrupts.
0xE8	OUT (s), A	s	No	8	$mem(0x8000 + s) \leftarrow A$
0xE9	OUT (s), B	s	No	8	$mem(0x8000 + s) \leftarrow B$
0xEA	OUT (s), C	s	No	8	$mem(0x8000 + s) \leftarrow C$
0xEB	OUT (s), D	s	No	8	$mem(0x8000 + s) \leftarrow D$
0xEC	OUT (s), n	n, s	No	11	$mem(0x8000 + s) \leftarrow n$ (note that n goes first after 0xEC opcode)
0xED	OUT (s), (DP)	s	No	12	$mem(0x8000 + s) \leftarrow mem(DP)$
0xEE	OUTI (s), (DP)	s	No	12	$mem(0x8000 + s) \leftarrow mem(DP)$ ; $DP \leftarrow DP + 1$
0xEF	OUTD (s), (DP)	s	No	12	$mem(0x8000 + s) \leftarrow mem(DP)$ ; $DP \leftarrow DP - 1$
0xF0	IN A, (s)	s	No	7	$A \leftarrow mem(0x8000 + s)$
0xF1	IN B, (s)	s	No	7	$B \leftarrow mem(0x8000 + s)$
0xF2	IN C, (s)	s	No	7	$C \leftarrow mem(0x8000 + s)$
0xF3	IN D, (s)	s	No	7	$D \leftarrow mem(0x8000 + s)$
0xF4	IN (DP), (s)	s	No	9	$mem(DP) \leftarrow mem(0x8000 + s)$
0xF5	INI (DP), (s)	s	No	10	$mem(DP) \leftarrow mem(0x8000 + s)$ ; $DP \leftarrow DP + 1$
0xF6	IND (DP), (s)	s	No	10	$mem(DP) \leftarrow mem(0x8000 + s)$ ; $DP \leftarrow DP - 1$
0xF7	INCIO (s)	s	Yes	13	$mem(0x8000 + s) \leftarrow mem(0x8000 + s) + 1$ ( <b>arg1</b> is <b>IO_data</b> , <b>arg2</b> is <b>1</b> )
0xF8	DECIO (s)	s	Yes	13	$mem(0x8000 + s) \leftarrow mem(0x8000 + s) - 1$ ( <b>arg1</b> is <b>IO_data</b> , <b>arg2</b> is <b>1</b> )
0xF9	ANDIO (s), A	s	Yes	11	$mem(0x8000 + s) \leftarrow mem(0x8000 + s) \& A$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>IO_data</b> )
0xFA	ANDIO (s), n	s, n	Yes	14	$mem(0x8000 + s) \leftarrow mem(0x8000 + s) \& n$ ( <b>arg1</b> is <b>IO_data</b> , <b>arg2</b> is <b>n</b> )
0xFB	ORIO (s), A	s	Yes	11	$mem(0x8000 + s) \leftarrow mem(0x8000 + s)   A$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>IO_data</b> )
0xFC	ORIO (s), n	s, n	Yes	14	$mem(0x8000 + s) \leftarrow mem(0x8000 + s)   n$ ( <b>arg1</b> is <b>IO_data</b> , <b>arg2</b> is <b>n</b> )
0xFD	XORIO (s), A	s	Yes	11	$mem(0x8000 + s) \leftarrow mem(0x8000 + s) \wedge A$ ( <b>arg1</b> is <b>A</b> , <b>arg2</b> is <b>IO_data</b> )
0xFE	XORIO (s), n	s, n	Yes	14	$mem(0x8000 + s) \leftarrow mem(0x8000 + s) \wedge n$ ( <b>arg1</b> is <b>IO_data</b> , <b>arg2</b> is <b>n</b> )
0xFF	RESET	None	Yes	19	Performs the reset sequence.

In the above notation, **mem(address)** means memory location specified by given address. **EXT(arg, oper)** means the result of **EXT**ended operation when argument is **arg** and operation selector is **oper**. **IO\_data** is the short form for **mem(0x8000 + s)**. All **MUL** and **DIV** operations are unsigned.

#### 4. Instruction Operands

n	unsigned byte (uint8_t)
nn	unsigned int, little-endian (uint16_t)
d	signed byte (int8_t)
dd	destination address, same as nn
ss	source address, same as nn
oper	operation select, same as n
s	I/O device selector <sup>3</sup>

Note that operands in “Operands” column are listed in order in which they should be placed in memory, after an opcode which is always first.

#### 5. Effect on Flags

No	Flags are not affected.
Yes	All flags are updated.

There are 8 flags:

**C** (carry, result is greater than 255), LSB in **F** register

**OV** (overflow, result is outside range [-128, 127]), valid only for signed

**Z** (result is zero)

**NEG** (result is negative), valid only for signed

**POS** (result is positive), valid only for signed

**EQ** (**arg1** equals **arg2**)

**LT** (**arg1** is less than **arg2**), valid only for unsigned

**GT** (**arg1** is greater than **arg2**), valid only for unsigned, MSB in **F** register

#### 6. Reset Sequence

Reset is executed:

- After power-on.
- When reset button is pushed.
- After issuing *RESET* instruction.

Reset instruction loads registers **A**, **B**, **C**, **D** with 0, **F** with 0x24 (**Z** and **EQ** set), **SP** with 0xFFFF, **DP** (**Data Pointer**) with 0x8080 and **PC** with 0x0000. Program execution starts from address 0x0000. Interrupts are disabled.

#### 7. Interrupt Response

INT input is sampled at the beginning of every instruction execution. If sampled value is “1”, the following sequence is executed:

1. First INTA pulse is issued, interrupt controller must NOT drive the data bus yet.
2. Current **PC** (**Program Counter**) value is pushed onto the stack.
3. Second INTA pulse is issued, when INTA line is low, interrupt controller is expected to put the interrupt vector pointer onto data bus.
4. Captured pointer is multiplied by 2, data from memory location pointed to is loaded into **PC**.
5. Interrupts are disabled, interrupt flag is cleared and the program execution starts from new location loaded into **PC**.

Example: interrupt vector pointer is 0x08, memory location 0x10 (0x08 \* 2) contains 0x02, memory location 0x11 (0x08 \* 2 + 1) contains 0x40. After interrupt response sequence, program execution will resume from location 0x4002. The whole sequence takes 14 clock cycles.

Note: interrupt pointer (one byte) must be in range [0 – 127].

#### 8. RETI Instruction

Pops **PC** from the stack to resume program execution from location where most recent interrupt was recognized. Enables the interrupts and starts program execution without sampling the INT input, so that at least one main program instruction can be executed before next interrupt is recognized. Same applies to returning to interrupt handler after a nested interrupt. It is worth noting that the only nesting limit is the stack size.

<sup>3</sup> I/O device selector **s** is used as a low byte of selected address location, while high byte is fixed at 0x80. There is no separate I/O address space, the point of I/O instructions is to provide “I/O friendly” timing. Standard memory access instructions are optimized for RAM & ROM operations, using them to access I/O is not recommended.

## 9. Relative Address Register Changes

There are various instructions that do not load absolute value into 16-bit registers (**PC**, **SP** and **DP**). For example **JR** (relative jump), **ADD SP, d** (add **d** to **Stack Pointer**), etc. For such instructions, upper 2 bits of modified register are fixed, so after executing **JR -10** from address 0x4000, **PC** will not be 0x3FF6, but 0x7FF6. For **ADD SP, 20** when **SP** is 0x7FF0, it will not become 0x8004, but 0x4004. Be careful!

## 10. Indexed Addressing

Operand (**address\_register + data\_register**), for example (**SP + D**), means “data at memory location pointed to by **address\_register** after adding **data\_register** to it”. Value from **data\_register** is always treated as signed and has range from -128 to 127. Subtracting is achieved by adding a negative value, there is no (**SP - D**) operation. For operand (**SP + D + d**) the range is [-256 – 254], as both **D** and **d** have [-128 – 127] range. Two upper bits of **address\_register** are fixed, so for example 0x3FFA + 0x10 will roll back to 0x000A. 16-kilobyte page boundaries can be crossed only by loading a new value into **address\_register**.

## 11. Relative Jump and Call

**d** operand of **JR** (Jump Relative) and **CALLR** (Call Relative) is referenced to **PC** after fetching the instruction opcode and **d** value. So to jump back to **JR** opcode, **d** has to be -2 (which is 0xFE). To jump one byte before the opcode, **d** has to be -3. To jump forward 2 bytes ahead of **d** operand, **d** has to be 1. To jump forward 1 byte ahead of **d** (continue normal program execution) **d** has to be 0.

## 12. EXT Instruction

**EXT**ended opcode is used to access additional ALU operations. **A** register is the operand, **B** selects the operation. For **EXTDIR** and **EXTDIRL** instructions, **B** value is provided as an instruction operand, so there is no need to load **B** before instruction execution. **B** is restored after **EXTDIRL**. From now on, operation selector will be called **OP**, and single bits or bit slices from **OP** will be denoted as **OP[x]** and **OP[x:y]**, respectively. For example, **OP[4]** is bit 4 of **OP**, **OP[7:5]** is a slice constructed from bits 7 – 5, where bit 7 is MSB. Bit 7 of **OP** is the MSB of **OP**, bit 0 is the LSB. Operation argument (**A** register) will be called **arg**, low byte of the 16-bit result will be called **res\_L**, high byte will be called **res\_H**. Whole 16-bit result is **res**. Available operations are described below.

### 12.1 Bitstream Formatting

When **OP[7]** is set to 0 (**OP** is 0xxxxxxx), bit insertion mode is selected. In this mode **arg** specifies inserted data, **res\_L** is the bit mask that has to be applied to the current byte to which data is inserted, **res\_H** is the bit mask for the next byte, which allows to cross byte boundaries with less additional operations. **OP[6:0]** selects the mask type, length and location of the insertion:

**OP[6]** – bit mask type. 0 selects reset mask, 1 selects set mask.

**OP[5:3]** – insertion length. Specifies how many bits from **arg** affect created masks.

**OP[2:0]** – insertion location. Specifies bit position from which the insertion will start. **Very important** detail is that MSB of byte into which **arg** is inserted is **bit 0**, not bit 7. This is because subsequent slices are usually inserted from left to right when creating a bitstream, so starting from MSB of the destination byte. To sum it up: MSB of the destination byte is the leftmost bit, but it has index 0, not 7.

Examples:

1. **arg** is 00000101, **OP** is 01011001 (**OP[6] = 1**, **OP[5:3] = 011**, **OP[2:0] = 001**). It means that selected mask type is set mask, length is 3 and location is 1. 3 lowest bits of **arg** will be inserted starting from bit 1 in the destination byte (2<sup>nd</sup> leftmost bit). Created mask will be 0xx0000, where x denotes inserted value, which is 101 in this case. So the final mask is 01010000. By ORing this mask with the

destination byte, correct value will be inserted if the byte was initialized with a zero. If it was not, reset mask also has to be applied, and it will be 1xxx1111, so 11011111 in this case. By ANDing it with destination byte, bits will be set to 0s where 0s are inserted. **OP[6]** has to be set to 0 to get the reset mask. Whole inserted value fit into first destination byte, so masks for the next byte will be 00000000 for set mask and 11111111 for reset mask.

2. **arg** is 00110001, **OP** is 01110100 (**OP[6]** = 1, **OP[5:3]** = 110, **OP[2:0]** = 100). 110001 has to be inserted starting from bit 4, selected mask type is set mask. Created mask will be 0000xxxx xx000000, note that inserted value no longer fits into one byte and overflows into 2<sup>nd</sup> mask. Final mask will be 00001100 01000000. After applying the 1<sup>st</sup> one, current destination byte can be released (for example written into memory), and then 2<sup>nd</sup> mask has to be applied to the new destination byte. Reset mask would be 1111xxxx xx111111, so 11111100 01111111. When destination bytes are not initialized with 0, both masks (set and reset) have to be applied to ensure correct value insertion.

## 12.2 Bitstream Slicing

When **OP[7:6]** is 10 (**OP** is 10xxxxxx), bit slicing mode is selected. In this mode **arg** is the byte from which bits are sliced, **res\_L** is the resulting slice and **res\_H** specifies how many bits are left and have to be sliced from the next byte of the bitstream. **OP[5:0]** selects the length and starting position of the slice:

**OP[5:3]** – length of the slice.

**OP[2:0]** – starting position of the slice. Again **very important** detail: MSB of the input byte (leftmost bit of **arg**) has index 0, not 7.

Examples:

1. **arg** is 10100111, **OP** is 10101001 (**OP[5:3]** = 101, **OP[2:0]** = 001). 5 bits have to be sliced starting from bit 1 (2<sup>nd</sup> leftmost bit of **arg**). “x” will be used to mark sliced bits in **arg**: 1xxxxx11. Marked slice is 01001, and this value will be present when reading **res\_L**. **res\_H** will be 0 since all sliced bits were present in the input byte.
2. **arg** is 11010011, **OP** is 10111101 (**OP[5:3]** = 111, **OP[2:0]** = 101). 7 bits have to be sliced starting from bit 5. “x” marks the slice: 11010xxx. Slice is 011, so only 3 bits long, 4 bits are remaining. **res\_L** will be 0110000, 3-bit slice is adjusted to allow for easy insertion of the remaining bits. **res\_H** will be 00000100 (4 in decimal). It indicates that 4 bits have to be sliced from the next byte of the bitstream, and that byte should be now fetched. Assume that it is 10010111, and **OP** is 10100000 to slice 4 bits starting from bit 0. **res\_L** will be 1001, **res\_H** will be 0, since no bits are remaining. By ORing the previous slice (0110000) with **res\_L**, correct cross-byte 7-bit slice is obtained, which is 0111001.

## 12.3 Bit Shifting

When **OP[7:5]** is 110 (**OP** is 110xxxxx), bit shifting mode is selected. In this mode **arg** is the input value, **res\_L** and **res\_H** is the shifting result. **OP[4:0]** selects the type of shift and by how many bits input will be shifted:

**OP[4:3]** – shift type.

**OP[2:0]** – specifies by how many bits **arg** will be shifted.

Shift types are described below.

**OP[4:3]** = 00 (**OP** = 11000xxx): shift left, **res\_L** is the result, **res\_H** stores the bits that overflowed from **res\_L**. **res\_H** and **res\_L** together hold a 16-bit result. **res\_H** can be ORed with byte preceding the currently shifted byte for easier multi-byte shifting.

**OP[4:3]** = 01 (**OP** = 11001xxx): shift right, **res\_L** is the result, **res\_H** stores the bits that overflowed from **res\_L**. Its value can be ORed with byte following the currently shifted byte for easier multi-byte shifting.

**OP[4:3] = 10 (OP = 11010xxx):** rotate left. Bits that overflowed from the left side are put back on the right. **res\_L** is the result, **res\_H** is 0.

**OP[4:3] = 11 (OP = 11011xxx):** rotate right. Bits that overflowed from the right side are put back on the left. **res\_L** is the result, **res\_H** is 0.

## 12.4 Math and Auxiliary Bitwise Operations

When **OP[7:5]** is 111 (**OP** is 111xxxxx), math mode is selected with some additional bitwise operations. **arg** is the input value, **OP[4:0]** selects the operation (whole **OP** value is given for clarity):

OP	Operation
0xE0	Bitwise negation: <b>res_L</b> = $\sim \text{arg}$ , <b>res_H</b> = 0.
0xE1	Nibble swap: bits[7:4] of <b>arg</b> are exchanged with bits [3:0], result is present in <b>res_L</b> .
0xE2	Mirror bits: bit 7 of <b>arg</b> becomes bit 0, bit 1 becomes bit 6, etc. Result in <b>res_L</b> .
0xE3	Count set bits: <b>res_L</b> is equal to the number of 1s in <b>arg</b> .
0xE4	Arithmetic negation: <b>res_L</b> = $-\text{arg}$ , <b>arg</b> is treated as signed (2's complement).
0xE5	Arithmetic shift right: <b>res_L</b> = $\text{arg} \gg 1$ , MSB is preserved, for example $0xF0 \gg 1 = 0xF8$ . MSB of <b>res_H</b> contains the bit that overflowed from the right side.
0xE6	Absolute value: <b>res_L</b> = $\text{abs}(\text{arg})$ , <b>arg</b> is treated as signed.
0xE7	<b>arg</b> conversion from 2's complement to sign-magnitude and vice-versa, result in <b>res_L</b> .
0xE8	Square: <b>res</b> = $\text{pow}(\text{arg}, 2)$ .
0xE9	Cube: <b>res</b> = $\text{pow}(\text{arg}, 3)$ .
0xEA	Square root: <b>res</b> = $\text{round}(\text{sqrt}(\text{arg}) * 256)$ , <b>res_H</b> is the integer part, <b>res_L</b> is fractional part.
0xEB	Cube root: <b>res</b> = $\text{round}(\text{cbt}(\text{arg}) * 256)$ , <b>res_H</b> is the integer part, <b>res_L</b> is fractional part.
0xEC	Exponent: <b>res</b> = $\text{round}(\text{exp}(\text{arg}))$ , where $\text{exp}(x)$ is $e^x$ .
0xED	Natural logarithm: <b>res</b> = $\text{round}(\log(\text{arg}) * 256)$ , where $\log(x)$ is $\ln(x)$ . <b>res</b> is signed. <b>res_H</b> is the integer part, <b>res_L</b> is the fractional part.
0xEE	Base 2 logarithm: <b>res</b> = $\text{round}(\log_2(\text{arg}) * 256)$ , where $\log_2(x)$ is $\log_2(x)$ . <b>res</b> is signed. <b>res_H</b> is the integer part, <b>res_L</b> is the fractional part.
0xEF	Base 10 logarithm: <b>res</b> = $\text{round}(\log_{10}(\text{arg}) * 256)$ , where $\log_{10}(x)$ is $\log_{10}(x)$ . <b>res</b> is signed. <b>res_H</b> is the integer part, <b>res_L</b> is the fractional part.
0xF0	Sine: <b>res</b> = $\text{round}(\sin(\text{arg\_pi}) * 32768)$ . <b>arg_pi</b> is <b>arg</b> mapped to range $[-\pi, \pi)$ . -128 is $-\pi$ , 127 is $\pi$ (almost). <b>res</b> is signed and represents the fraction in range $[-1, 1)$ .
0xF1	Inverse sine: <b>res</b> = $\text{round}(\text{asin}(\text{arg\_norm\_sign}) * \frac{32768}{\pi})$ . <b>arg_norm_sign</b> is <b>arg</b> mapped to range $[-1, 1)$ . -128 is -1, 127 is 1 (almost). <b>res</b> is signed and represents the range $[-\pi, \pi)$ . This covers the whole set of asin value which is $[-\frac{\pi}{2}, \frac{\pi}{2}]$ .
0xF2	Cosine: <b>res</b> = $\text{round}(\cos(\text{arg\_pi}) * 32767)$ . <b>res</b> is signed and represents the fraction in range $[-1, 1]$ .
0xF3	Inverse cosine: <b>res</b> = $\text{round}(\text{acos}(\text{arg\_norm\_sign1}) * \frac{32768}{\pi})$ . <b>arg_norm_sign1</b> is <b>arg</b> mapped to range $[-1, 1]$ . -127 is -1, 127 is 1. <b>res</b> is signed and represents the range $[-\pi, \pi)$ . This covers almost the whole set of acos values which is $[0, \pi]$ .
0xF4	Tangent: <b>res</b> = $\text{round}(\tan(\text{arg\_pi2}) * 256)$ . <b>arg_pi2</b> is <b>arg</b> mapped to range $[-\frac{\pi}{2}, \frac{\pi}{2})$ . -128 is $-\frac{\pi}{2}$ , 127 is $\frac{\pi}{2}$ (almost). <b>res</b> is signed and represents the range $[-128, 128)$ .
0xF5	Inverse tangent: <b>res</b> = $\text{round}(\text{atan}(\text{arg\_norm\_sign8}) * \frac{65536}{\pi})$ . <b>arg_norm_sign8</b> is <b>arg</b> mapped to range $[-8, 8)$ . -128 is -8, 127 is 8 (almost). <b>res</b> is signed and represents the range $[-\frac{\pi}{2}, \frac{\pi}{2})$ . This covers almost the whole set of atan values which is $[-\frac{\pi}{2}, \frac{\pi}{2}]$ .
0xF6	Square signed: <b>res</b> = $\text{pow}(\text{arg}, 2)$ , <b>arg</b> is treated as signed.
0xF7	Square signed fractional: <b>res</b> = $\text{round}(\text{pow}(\text{arg\_norm\_sign}, 2) * 65536)$ . <b>res</b> represents a value in range $[0, 1)$ .

0xF8	Square fractional: <b>res</b> = round(pow( <b>arg_norm</b> , 2) * 65536). <b>arg_norm</b> is <b>arg</b> mapped to range [0, 1). 0 is 0, 255 is 1 (almost). <b>res</b> represents a value in range [0, 1).
0xF9	Cube fractional: <b>res</b> = round(pow( <b>arg_norm</b> , 3) * 65536). <b>res</b> represents a value in range [0, 1).
0xFA	Square root fractional: <b>res</b> = round(sqrt( <b>arg_norm</b> ) * 65536). <b>res</b> represents a value in range [0, 1).
0xFB	Cube root fractional: <b>res</b> = round(cbrt( <b>arg_norm</b> ) * 65536). <b>res</b> represents a value in range [0, 1).
0xFC	Exponent fractional: <b>res</b> = round(exp( <b>arg_norm</b> ) * 256), where exp(x) is $e^x$ . <b>res</b> represents a value in range [0, 256).
0xFD	Natural logarithm fractional: <b>res</b> = round(log( <b>arg_norm</b> ) * 256), where log(x) is $\ln(x)$ . <b>res</b> represents a value in range [-128, 128).
0xFE	Base 2 logarithm fractional: <b>res</b> = round(log2( <b>arg_norm</b> ) * 256), where log2(x) is $\log_2(x)$ . <b>res</b> represents a value in range [-128, 128).
0xFF	Base 10 logarithm fractional: <b>res</b> = round(log10( <b>arg_norm</b> ) * 256), where log10(x) is $\log_{10}(x)$ . <b>res</b> represents a value in range [-128, 128).

In the above notation, **arg** is treated as unsigned unless otherwise specified. Same applies for **res**. For **OP** in range 0xE8 – 0xFF the result saturates when available range (0 – 65535 for unsigned, -32768 – 32767 for signed) is exceeded. So if the true result is 65536, actual result will be 65535, instead of wrapping back to 0. With true result equal to -40000, actual result will be -32768, etc.

## 12.5 Value Mapping Summary

Function	OP	Input mapping	Output mapping
Square	0xE8	1:1	1:1
Square fractional	0xF8	[0, 255] → [0, 1)	[0, 65535] → [0, 1)
Square signed	0xF6	1:1 (input signed)	1:1
Square signed fractional	0xF7	[-128, 127] → [-1, 1)	[0, 65535] → [0, 1)
Cube	0xE9	1:1	1:1
Cube fractional	0xF9	[0, 255] → [0, 1)	[0, 65535] → [0, 1)
Square root	0xEA	1:1	[0, 65535] → [0, 256)
Square root fractional	0xFA	[0, 255] → [0, 1)	[0, 65535] → [0, 1)
Cube root	0xEB	1:1	[0, 65535] → [0, 256)
Cube root fractional	0xFB	[0, 255] → [0, 1)	[0, 65535] → [0, 1)
Exponent	0xEC	1:1	1:1
Exponent fractional	0xFC	[0, 255] → [0, 1)	[0, 65535] → [0, 256)
Natural log	0xED	1:1	[-32768, 32767] → [-128, 128)
Natural log fractional	0xFD	[0, 255] → [0, 1)	[-32768, 32767] → [-128, 128)
Base 2 log	0xEE	1:1	[-32768, 32767] → [-128, 128)
Base 2 log fractional	0xFE	[0, 255] → [0, 1)	[-32768, 32767] → [-128, 128)
Base 10 log	0xEF	1:1	[-32768, 32767] → [-128, 128)
Base 10 log fractional	0xFF	[0, 255] → [0, 1)	[-32768, 32767] → [-128, 128)
Sine	0xF0	[-128, 127] → [- $\pi$ , $\pi$ )	[-32768, 32767] → [-1, 1)
Inverse sine	0xF1	[-128, 127] → [-1, 1)	[-32768, 32767] → [- $\pi$ , $\pi$ )
Cosine	0xF2	[-128, 127] → [- $\pi$ , $\pi$ )	[-32767, 32767] → [-1, 1]
Inverse cosine	0xF3	[-127, 127] → [-1, 1]	[-32768, 32767] → [- $\pi$ , $\pi$ )
Tangent	0xF4	[-128, 127] → $\left[-\frac{\pi}{2}, \frac{\pi}{2}\right)$	[-32768, 32767] → [-128, 128)
Inverse tangent	0xF5	[-128, 127] → [-8, 8)	[-32768, 32767] → $\left[-\frac{\pi}{2}, \frac{\pi}{2}\right)$

All above mappings are linear. **1:1** means unsigned value with no mapping in-between, unless otherwise specified.