

# AMBA AXI Task-based BFM and Simple Memory

2013 - 2016

Ando Ki (adki@future-ds.com)


#### AMBA AXI bus design & verification 11 It is assumed that we are going to design AMBA AXI bus. → AMBA AXI is DUT/DUV (design under test or design under verification) → Test-bench includes 'BFM' and 'MEMORY'. AXI BFM **AXI Memory** → BFM can generate test-pattern and testvector. AXI BFM AXI Memory AMBA AXI To test AMBA AXI, we need test-bench. switch Thus, the test-bench for AMBA AXI is prepared, which includes BFM and AXI BFM **AXI Memory** Memory. Copyright © 2013-2017 by Ando Ki AXI BFM Task (2)






```
AXI BFM: module
                              AWVALID
                                                                                            ifdef AMBA_AXI_PROT
     . output rea
     , input wire
`ifdef AMBA AXI4
                                                                                            output reg [2:0]
                                                                                                                      .
ARPROT
                                                                                            endif
                               AWQOS
AWREGION
    , output reg [3:0]
                                                                                            output reg
                                                                                                                    ARVALID
                                                                                           , input wire
`ifdef AMBA_AXI4
     output reg [3:0]
                                                                                                                    ARREADY
                                                                                           , output reg [3:0]
, output reg [3:0]
'endif
                                                                                                                      ARQOS
     , output reg [WIDTH_ID-1:0] WID
, output reg [WIDTH_DA-1:0] WDATA
                                                                                                                      ARREGION
     , output reg [WIDTH_DS-1:0] WSTRB
, output reg WLAST
                                                                                            , input wire [WIDTH_ID-1:0] RID
     output reg
input wire
                                                                                            input wire [WIDTH_DA-1:0] RDATA
input wire [1:0] RRESP
                              WVALID
                                                                                                                    RLAST
                                                                                            input wire
                                                                                                                    RVALID
RREADY
     , input wire [WIDTH_ID-1:0] BID
                                                                                            input wire
     , input wire [1:0]
                              BRESP
                                                                                            output rea
                             BVALID
BREADY
                                                                                                                    CSYSREQ
                                                                                           , input wire
     output reg
                                                                                                                    CSYSACK
CACTIVE
                                                                                            output reg
     , output reg [WIDTH_ID-1:0] ARID
, output reg [WIDTH_AD-1:0] ARADDR
`ifdef AMBA_AXI4
                                                                                           , output reg
     , output reg [7:0]
, output reg
                                ARI FN
                                                                                           assign MID = MST_ID;
                              ARLOCK
     `else
    , output reg [3:0]
                               ARLEN
                               ARLOCK
     , output reg [1:0]
     output reg [2:0]
                               ARSIZE
     , output reg [1:0] ARBURST
`ifdef AMBA_AXI_CACHE
     output reg [3:0]
                               ARCACHE
Copyright © 2013-2017 by Ando Ki
                                                                            AXI BFM Task (5)
```

```
AXI BFM: module
      assign MID = MST_ID;
                                                                                                      if (1) begin
                                                                                                       test_raw( 32'h1 //input [31:0] id;
     reg [15:0] bnum; initial bnum = 0;
                                                                                                              , 32'h20 //input [31:0] saddr; // start address
, 32'h10 //input [31:0] depth; // size in byte
     reg [15:0] blen; initial blen = 0:
     reg delay; initial delay = 0;
reg [31:0] saddr, depth;
                                                                                                               32'h1 //input [31:0] bsize; // burst size in byte
                                                                                                              , 32'h1 //input [31:0] bleng; // burst length
     reg DONE = 1'b0;
integer nm, ns;
                                                                        Test scenario
     initial begin
                                                                                                      // single-burst with different size
           wait (ARESETn==1'b0);
                                                                                                       if (1) begin
                                                                                                      test_raw_all( 32'h1 //input [31:0] id;
, 32'h30 //input [31:0] saddr; // start address
           wait (ARESETn==1'b1):
           repeat (5) @ (posedge ACLK);
                                                                                                                   32'h10 //input [31:0] depth; // size in byte
 if (EN) begin
                                                                                                                  , 32'h4 //input [31:0] bsize; // burst size in byte
, 32'h1 //input [31:0] bleng; // burst length
    // single-burst with different size
    if (1) begin
test_raw( 32'h1 //input [31:0] id;
                                                                                                      end
          , 32'h0 //input [31:0] saddr; // start address
, 32'h10 //input [31:0] depth; // size in byte
                                                                                                    end
           , 32'h4 //input [31:0] bsize; // burst size in byte
, 32'h1 //input [31:0] bleng; // burst length
                                                                                                              repeat (10) @ (posedge ACLK);
                                                                                                              DONE = 1'b1;
   if (1) begin
test_raw( 32'h1 //input [31:0] id;
                                                                                                              //$finish(2);
                                                                                                        end
           , 32'h10//input [31:0] saddr; // start address
, 32'h10//input [31:0] depth; // size in byte
, 32'h2 //input [31:0] bsize; // burst size in byte
                                                                                                         `include "bfm_axi_test.v"
                                                                                                         `include "bfm_axi_tasks.v
           , 32'h1 //input [31:0] bleng; // burst length
                                                                                                                                                        'DONE' indicates completion.
Copyright © 2013-2017 by Ando Ki
                                                                                       AXI BFM Task (6)
```



#### AXI BFM: read task (2/3) task read\_address\_channel; task read\_data\_channel; input [31:0] id; input [WIDTH\_AD-1:0] addr; input [31:0] size; // 1 ~ 128 byte in a beat input [31:0] leng; // 1 ~ 16 beats in a burst input [31:0] input [31:0] input [WIDTH\_AD-1:0] addr; input [31:0] size; // 1 ~ 128 byte in a beat input [31:0] leng; // 1 ~ 16 beats in a burst input [31:0] type; // burst type input [31:0] type; // burst type reg [WIDTH\_AD-1:0] naddr; begin reg [WIDTH\_DS-1:0] strb; reg [WIDTH\_DA-1:0] maskT; @ (posedge ACLK); ARID <= #1 id; ARADDR <= #1 addr; reg [WIDTH\_DA-1:0] dataR; integer idx, idy, idz; ARADDR <= #1 addr; ARLEN <= #1 leng-1; ARLOCK <= #1 'b0'; ARSIZE <= #1 get\_size(size); ARBURST <= #1 type[1:0]; 'ifdef AMBA\_AXI\_PROT ARDPOT == #1 'b0', 'dots so begin idz = 0; naddr = addr; @ (posedge ACLK); RREADY <= #1 1'b1; ARPROT <= #1 'h0; // data, secure, normal for (idx=0; idx<leng; idx=idx+1) begin ARVALID <= #1 'b1; @ (posedge ACLK); @ (posedge ACLK); while (RVALID==1'b0) @ (posedge ACLK); strb = get\_strb(naddr, size); while (ARREADY==1'b0) @ (posedge ACLK); ARVALID <= #1 'b0; @ (negedge ACLK); dataR = RDATA; for (idy=0; idy<WIDTH\_DS; idy=idy+1) begin if (strb[idy]) begin dataRB[idz] = dataR&8'hFF; // justified endtask idz = idz + 1: end dataR = dataR>>8; AXI BFM Task (8) Copyright © 2013-2017 by Ando Ki



# AXI BFM: write task (2/3)

```
task write_data_channel;
 task write_address_channel;
                                                                                               input [31:0]
     input [31:0]
     input [WIDTH_AD-1:0] addr;
                                                                                                input [WIDTH_AD-1:0] addr;
                          size; // 1 ~ 128 byte in a beat
leng; // 1 ~ 16 beats in a burst
                                                                                                                    size; // 1 ~ 128 byte in a beat leng; // 1 ~ 16 beats in a burst
     input [31:0]
                                                                                               input [31:0]
                                                                                               input [31:0]
     input [31:0]
     input [31:0]
                          type; // burst type
                                                                                               input [31:0]
                                                                                                                     type; // burst type
 begin
@ (posedge ACLK);
AWID <= #1 id;
                                                                                               reg [WIDTH_AD-1:0] naddr;
                                                                                               integer idx;
                                                                                            begin
     AWADDR <= #1 addr;
                                                                                               naddr <= addr:
     AWADDR <= #1 addr;

AWLOCK <= #1 leng-1;

AWLOCK <= #1 b0;


AWSIZE <= #1 get_size(size);


AWBURST <= #1 type[1:0];


`ifdef AMBA_AXL_PROT
                                                                                               @ (posedge ACLK);
WID <= #1 id;
                                                                                               WVALID <= #1 1'b1;
                                                                                               for (idx=0; idx<leng; idx=idx+1) begin
WDATA <= #1 get_data(addr, naddr, size);
     AWPROT <= #1 'h0; // data, secure, normal
                                                                                                    WSTRB <= #1 get_strb(naddr, size);
                                                                                                   WLAST <= #1 (idx==(leng-1));
naddr <= get_next_addr(naddr, size, type);
      `endif
     AWVALID <= #1 'b1;
     @ (posedge ACLK);
while (AWREADY==1'b0) @ (posedge ACLK);
AWVALID <= #1 'b0;
                                                                                                   @ (posedge ACLK);
while (WREADY==1'b0) @ (posedge ACLK);
                                                                                               end
     @ (negedge ACLK);
                                                                                                WLAST <= #1 'b0;
                                                                                               WVALID <= #1 'b0;
 end
                                                                                                @ (negedge ACLK);
 endtask
                                                                                           endtask
Copyright © 2013-2017 by Ando Ki
                                                                               AXI BFM Task (11)
```


## AXI BFM: write task (3/3)


```
task write resp channel;
    input [31:0] id;
 begin
BREADY <= #1 'b1;
     @ (posedge ACLK);
     while (BVALID==1'b0) @ (posedge ACLK);
    if (id!=BID) begin
 $\text{dis=BID}\text{ begin} $\text{display}(\text{$time},,"\text{$m$ Error id mis-match for write-resp-channel 0x\text{$x$/0x\text{$\text{$x$}}, id, BID};}
     end else begin
        case (BRESP)
        2'b00: begin 
`ifdef DEBUG
             $display($time,,"%m OK response for write-resp-channel:
 OKAY");
             `endif
             end
 2'b01: $display($time,,"%m OK response for write-respondencel: EXOKAY");
       2'b10: $display($time,,"%m Error response for write-resp-
 channel: SLVERR");
 2'b11: $display($time,,"%m Error response for write-respondence: DECERR");
        endcase
     end
     BREADY <= #1 'b0;
     @ (negedge ACLK);
 end
 endtask
                                                                       AXI BFM Task (12)
Copyright © 2013-2017 by Ando Ki
```














### Example: AXI BFM task-based case

- This example shows how to use BFM with tasks
  - → Step 1: go to your project directory
    - [user@host] cd \$(PROJECT)/codes/bfm\_axi\_task
  - → Step 2: see the codes
    - Some tasks in "\$(PROJECT)/codes/bfm\_axi\_task/bench/verilog/bfm\_axi\_tasks.v" should be filled
    - [user@host] cd \$(PROJECT)/codes/bfm\_axi\_task/desing/verilog
    - [user@host] cd \$(PROJECT)/codes/bfm\_axi\_task/bench/verilog
  - → Step 3: compile and run
    - [user@host] cd \$(PROJECT)/codes/bfm\_axi\_task/sim/modelsim
    - [user@host] make
  - → Step 4: waveform view
    - [user@host] gtkwave wave.vcd &

[user@host] cd \$(PROJECT)/codes/bfm\_axi\_task/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd &

Copyright © 2013-2017 by Ando Ki

AXI BFM Task (19)