

## **AMBA AHB Design**

2013 - 2017


Ando Ki (adki@future-ds.com)





# AMBA AHB-Lite is a subset of the full AHB specification, where only a single AHB master is used. A single master → No master-to-slave multiplexor No request/grant protocol to the arbiter → No arbiter No split/retry responses from slaves




```
AHB-Lite for three-slave case
    wire HSELd; // default slave
    wire [31:0] HRDATAd;
   wire [1:0] HRESPd;
wire HREADYd;
   assign HADDR = M_HADDR; assign HTRANS = M_HTRANS;
    assign HSIZE = M_HSIZE;
    assign HBURST = M_HBURST;
   assign HWRITE = M_HWRITE;
assign HPROT = M_HPROT;
   assign HWDATA = M_HWDATA;
assign HREADY = M_HREADY;
/************************/
   Uahb_decoder.P_NUM = 3, // how many slaves
Uahb_decoder.P_ADDR_START0 = P_HSEL0_START,
   Uahb_decoder.P_ADDR_SIZE0 = P_HSEL0_SIZE,
Uahb_decoder.P_ADDR_START1 = P_HSEL1_START,
Uahb_decoder.P_ADDR_SIZE1 = P_HSEL1_SIZE,
   Uahb_decoder.P_ADDR_START2 = P_HSEL2_START,
Uahb_decoder.P_ADDR_SIZE2 = P_HSEL2_SIZE;
ahb_decoder.s3 Uahb_decoder (
                .HADDR(M_HADDR)
                .HSELd(HSELd), // default .HSEL0(HSEL0),
                                                                                                           decoder selects one of three slaves or default slave.
                .HSEL1(HSEL1)
                .HSEL2(HSEL2),
.REMAP(REMAP));
Copyright © 2013-2017 by Ando Ki
                                                                                 Design AHB (5)
```









### AHB-Lite for three-slave case: multiplexer `timescale 1ns/1ns module ahb\_s2m\_s3 ( input wire HRESETn HCLK . input wire , input wire HSEL0 , input wire HSEL1 HSEL2 , input wire , input wire **HSELd** , output reg [31:0] HRDATA , output reg [1:0] HRESP , output reg HREADY , input wire [31:0] HRDATA0 , input wire [1:0] HRESP0 , input wire HREADY0 , input wire [31:0] HRDATA1 , input wire [1:0] HRESP1 , input wire HREADY1 , input wire [31:0] HRDATA2 , input wire [1:0] HRESP2 , input wire HREADY2 , input wire [31:0] HRDATAd , input wire [1:0] HRESPd , input wire HREADYd , input wire Copyright © 2013-2017 by Ando Ki Design AHB (9)





# 



```
AHB-Lite for three-slave case: default slave
                                                                                        endcase // HTRANS
                                                                                      end else begin// if (HSEL && HREADYin)
      reg [1:0] state:
      localparam STH_IDLE = 2'h0,
                                                                                         HREADYout <= 1'b1;
                                                                                                    <= 2'b00; // HRESP_OKAY;
             STH_WRITE = 2'h1,
STH_READ0 = 2'h2;
                                                                                         HRESP
                                                                                      end
                                                                                      end // STH_IDLE
                                                                                   STH_WRITE: begin
HREADYout <= 1'b1;
   always @ (posedge HCLK or negedge HRESETn) begin
     if (HRESETn==0) begin
HRESP <= 2'b00; // HRESP_OKAY;
                                                                                          HRESP <= 2'b01; // HRESP_ERROR;
     HREADYout <= 1'b1;
state <= STH_IDLE;
end else begin // if (HRESETn==0) begin
                                                                                          state <= STH_IDLE;
                                                                                      end // STH_WRITE
                                                                                   STH_READ0: begin
        case (state)
STH_IDLE: begin
if (HSEL && HREADYin) begin
                                                                                        HREADYout <= 1'b1;
HRESP <= 2'b01; // HRESP_ERROR;
state <= STH_IDLE;
              case (HTRANS)
                                                                                      end // STH_READ0
             2'b00, 2'b01: begin
HREADYout <= 1'b1;
                                                                                   endcase // state
                                                                                end // if (HRESETn==0)
              HRESP <= 2'b00; // HRESP_OKAY;
state <= STH_IDLE;
end // HTRANS_IDLE or HTRANS_BUSY
                                                                              end // always
                                                                            endmodule
               2'b10, 2'b11: begin
                  HREADYout <= 1'b0;
HRESP <= 2'b01; // HRESP_ERROR;
                   if (HWRITE) begin
                  state <= STH_WRITE;
end else begin
state <= STH_READ0;
                  end
              end // HTRANS_NONSEQ or HTRANS_SEQ
              endcase // HTRANS
Copyright © 2013-2017 by Ando Ki
                                                                  Design AHB (13)
```









### AHB-Lite testing: test-bench `timescale 1ns/1ns `ifndef CLK\_FREQ `define CLK\_FREQ 50000000 `endif `ifndef MEM\_DELAY `define MEM\_DELAY 0 `endif `ifndef SIZE\_IN\_BYTES `define SIZE\_IN\_BYTES 1024 `endif localparam SIZE\_IN\_BYTES=' SIZE\_IN\_BYTES // memory size , DELAY = 'MEM\_DELAY; // access delay if any for AMBA3/4 reg HRESETn= 1'b0; HCLK = 1'b0; reg M\_HBUSREQ; wire M\_HGRANT = M\_HBUSREQ; // no arbiter wire [31:0] M\_HADDR ; wire [31:0] S\_HADDR wire [3:0] M\_HPROT wire M\_HLOCK wire [3:0] S\_HPROT wire [1:0] S\_HTRANS wire M\_HLOCK; wire [1:0] M\_HTRANS wire M\_HWRITE; wire [2:0] M\_HSIZE; wire [2:0] M\_HBURST S\_HWRITE wire [2:0] S\_HSIZE wire [2:0] S\_HBURST wire [31:0] S\_HWDATA wire [31:0] M\_HWDATA ; wire S\_HREADY; wire [31:0] S\_HRDATA [0:2]; wire M\_HREADY; wire [31:0] M\_HRDATA wire [1:0] M\_HRESP; wire [1:0] S\_HRESP [0:2]; S\_HREADYout [0:2]; S\_HSEL [0:2]; wire Copyright © 2013-2017 by Ando Ki Design AHB (17)


# 


```
AHB-Lite testing: test-bench
   u ahb lite (
        .HRESETn (HRESETn )
        .HCLK (HCLK )
.M_HADDR (M_HADDR )
       , .M_HTRANS(M_HTRANS)
       , .M_HWRITE(M_HWRITE)
       , .M_HSIZE (M_HSIZE )
, .M_HBURST(M_HBURST)
       , .M_HPROT (M_HPROT )
, .M_HWDATA(M_HWDATA)
                                                                                              ...OLLU (S_HSEL [0])
.HRESPO (S_HRESP [0])
.HRDATAO (O)
       , .M_HRDATA(M_HRDATA)
                                                                                              .HRESP0 (S_HRESP [0])
.HRDATA0 (S_HRDATA [0])
.HREADY0 (S_HREADYout [0])
       , .M_HRESP (M_HRESP)
      , M_HREADY(M_HREADY)
, M_HREADY(M_HREADY)
, HWRITE (S_HWRITE)
, HADDR (S_HADDR)
, HTRANS (S_HTRANS)
, HSIZE (S_HSIZE)
                                                                                            , HREADYU (S_HREADYOUT(U))
, HSEL1 (S_HSEL [1])
, HRESP1 (S_HRESP [1])
, HRDATA1 (S_HRDATA [1])
, HREADY1 (S_HREADYOUT[1])
      , HSIZE (S_HSIZE)
, HBURST (S_HBURST)
, HPROT (S_HPROT)
, HWDATA (S_HWDATA)
, HREADY (S_HREADY)
                                                                                            , HISEADTI (2) | ... HSEL [2])
, HRESP2 (S_HRESP [2])
, HRDATA2 (S_HRDATA [2])
, HREADY2 (S_HREADYout [2])
, REMAP (1'b0)
Copyright © 2013-2017 by Ando Ki
                                                                                            Design AHB (19)
```

```
AHB-Lite testing: test-bench
   generate
   for (GM=0; GM<3; GM=GM+1) begin :BM_BLK
     mem_ahb #(.SIZE_IN_BYTES(SIZE_IN_BYTES),.DELAY(DELAY))
     u_mem_ahb (
         .HRESETn (HRESETn)
       .HRESEIN (HRESEIN)
,HCLK (HCLK )
,HADDR (S_HADDR )
,HTRANS (S_HTRANS)
,HWRITE (S_HWRITE)
                                                                               real stamp_x, stamp_y, delta;
                                                                              initial begin
HRESETn <= 1'b0;
                                                                                 repeat (5) @ (posedge HCLK);
`ifdef RIGOR
        ,.HSIZE (S_HSIZE)
,.HBURST (S_HBURST)
,.HWDATA (S_HWDATA)
                                                                                  @ (posedge HCLK);
                                                                                  @ (posedge HCLK); stamp_x = $time;
                                                                                  @ (posedge HCLK); stamp_y = $time;
delta = stamp_y - stamp_x;
        , .HREADYin (S_HREADY)
        , .HSEL (S_HSEL [GM])
, .HRDATA (S_HRDATA [GM])
, .HRESP (S_HRESP [GM])
                                                                                  @ (negedge HCLK); $display("%m HCLK %f nsec %f Mhz",
                                                                                                              delta, 1000.0/delta);
        , .HREADYout (S_HREADYout[GM])
                                                                                 repeat (5) @ (posedge HCLK);
HRESETn <= 1'b1;
   end
                                                                               end
   endgenerate
   localparam CLK_FREQ=`CLK_FREQ;
                                                                               ifdef VCD
                                                                               initial begin
   localparam CLK_PERIOD_HALF=1000000000/(CLK_FREQ*2);
                                                                                 $dumpfile("wave.vcd");
                                                                                 $dumpvars(0);
   always #CLK_PERIOD_HALF HCLK <= ~HCLK;
                                                                               end
                                                                               endif
                                                                             endmodule
Copyright © 2013-2017 by Ando Ki
                                                                  Design AHB (20)
```













### Example: AHB-Lite case This example shows how to use BFM with tasks → Step 1: go to your project directory [user@host] cd \$(PROJECT)/codes/ahb\_lite → Step 2: see the codes [user@host] cd \$(PROJECT)/codes/ahb\_lite/desing/verilog → Step 3: compile and run [user@host] cd \$(PROJECT)/codes/ahb\_lite/sim/modelsim [user@host] make → Step 4: waveform view [user@host] gtkwave wave.vcd & [user@host] cd \$(PROJECT)/codes/ahb\_lite/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd & Copyright © 2013-2017 by Ando Ki Design AHB (25)

### AMBA AHB two-master and three-slave case `timescale 1ns/1ns `include "ahb\_arbiter\_m2.v" `include "ahb\_m2s\_m2.v" module amba\_ahb\_m2s3 $\#(parameter\ P\_HSEL0\_START=16'h0000,\ P\_HSEL0\_SIZE=16'h0010,$ P\_HSEL1\_START=16'h1000, P\_HSEL1\_SIZE=16'h0010, P\_HSEL2\_START=16'h2000, P\_HSEL2\_SIZE=16'h0010) input wire input wire HRESETn HCLK input wire M\_HBUSREQ\_0, output wire M\_HGRANT\_0, input wire [31:0] M\_HADDR\_0, input wire [1:0] M\_HTRANS\_0, input wire [ 2:0] M\_HSIZE\_0 , input wire [ 2:0] M\_HBURST\_0 , input wire [ 3:0] M\_HPROT\_0 , input wire M\_HWRITE\_0, input wire [31:0] M\_HWDATA\_0, input wire M\_HBUSREQ\_1, output wire M\_HGRANT\_1 , input wire [31:0] M\_HADDR\_1 , input wire [ 1:0] M\_HTRANS\_1, input wire [2:0] M\_HSIZE\_1 , input wire [2:0] M\_HBURST\_1 , input wire [3:0] M\_HPROT\_1 , input wire [3:0] M\_HPROI\_1, input wire M\_HWRITE\_1, input wire [31:0] M\_HWDATA\_1, output wire [31:0] M\_HRDATA, output wire M\_HREADY, output wire [1:0] M\_HRESP, Copyright © 2013-2017 by Ando Ki Design AHB (26)









### AMBA AHB two-master: arbiter always @ (posedge HCLK or negedge HRESETn) begin if (HRESETn==1'b0) begin HMASTER <= 4'hF; end else begin if (HREADY==1'b1) begin casex (hgrant) 2'b1x: HMASTER <= #1 4'h0; 2'b01: HMASTER <= #1 4'h1; default: HMASTER <= #1 4'hF; endcase end end end // synopsys translate\_off `ifdef RIGOR wire [1:0] \_hgrant = {HGRANT\_0, HGRANT\_1}; always @ (posedge HCLK) begin Check any arbitration error if ((\_hgrant!=2'b01)&& (\_hgrant!=2'b10)&& (\_hgrant!=2'b00)) \$display(\$time,, "%m ERROR: more than one has been granted! 0x%x", \_hgrant); end `endif // synopsys translate\_on endmodule Copyright © 2013-2017 by Ando Ki Design AHB (31)


```
AMBA AHB two-master: master to slave mux
  `timescale 1ns/1ns
 module ahb_m2s_m2 #(parameter NUM_MASTER = 3)
       input wire
                            HRESETn
     , input wire , input wire
                            HCLK
                            HREADY
     , input wire [3:0] HMASTER
     , output reg [31:0] HADDR
, output reg [3:0] HPROT
, output reg [1:0] HTRANS
     , output reg HWRITE
, output reg [2:0] HSIZE
, output reg [2:0] HBURST
     , output reg [31:0] HWDATA
, input wire [31:0] HADDR_0
, input wire [3:0] HPROT_0
     , input wire [1:0] HTRANS_0
, input wire HWRITE_0
     , input wire HWRITE_0
, input wire [2:0] HSIZE_0
     , input wire [2:0] HBURST_0
, input wire [31:0] HWDATA_0
     , input wire [31:0] HADDR_1
     , input wire [3:0] HPROT_1
      , input wire [1:0] HTRANS_1
, input wire HWRITE_1
     , input wire
     , input wire [2:0] HSIZE_1
, input wire [2:0] HBURST_1
, input wire [31:0] HWDATA_1
Copyright © 2013-2017 by Ando Ki
                                                                                 Design AHB (32)
```


### AMBA AHB two-master: master to slave mux


```
reg [3:0] hmaster_delay;
always @ (posedge HCLK or negedge HRESETn)
        if (HRESETn==1'b0) begin
hmaster_delay <= 4'b0;
         end else begin
           if (HREADY) begin
             hmaster_delay <= HMASTER;
            end
        end
      end
     endcase
     always @ (HMASTER or HPROT_0 or HPROT_1)
case (HMASTER)
        4'h0: HPROT = HPROT_0;
4'h1: HPROT = HPROT_1;
default: HPROT = 32'b0;
        endcase
      always @ (HMASTER or HTRANS_0 or HTRANS_1)
        case (HMASTER)
4'h0: HTRANS = HTRANS_0;
4'h1: HTRANS = HTRANS_1;
        default: HTRANS = 32'b0;
        endcase
Copyright © 2013-2017 by Ando Ki
                                                                   Design AHB (33)
```


### AMBA AHB two-master: master to slave mux


```
always @ (HMASTER or HWRITE_0 or HWRITE_1)
          case (HMASTER)
4'h0: HWRITE = HWRITE_0;
4'h1: HWRITE = HWRITE_1;
           default: HWRITE = 32'b0;
       endcase always @ (HMASTER or HSIZE_0 or HSIZE_1)
          case (HMASTER of History)
4'h0: HSIZE = HSIZE_0;
4'h1: HSIZE = HSIZE_1;
default: HSIZE = 32'b0;
           endcase
       always @ (HMASTER or HBURST_0 or HBURST_1)
case (HMASTER)
          4'h0: HBURST = HBURST_0;
4'h1: HBURST = HBURST_1;
default: HBURST = 32'b0;
       endcase always @ (hmaster_delay or HWDATA_0 or HWDATA_1)
          case (hmaster_delay)
          4'h0: HWDATA = HWDATA_0;
4'h1: HWDATA = HWDATA_1;
          default: HWDATA = 32'b0;
           endcase
 endmodule
  `endif
Copyright © 2013-2017 by Ando Ki
                                                                                 Design AHB (34)
```














### Example: AMBA AHB case

- This example shows how to use BFM with tasks
  - → Step 1: go to your project directory
    - [user@host] cd \$(PROJECT)/codes/amba\_ahb
  - → Step 2: see the codes
    - [user@host] cd \$(PROJECT)/codes/amba\_ahb/desing/verilog
  - → Step 3: compile and run
    - [user@host] cd \$(PROJECT)/codes/amba\_ahb/sim/modelsim
    - [user@host] make
  - → Step 4: waveform view
    - [user@host] gtkwave wave.vcd &

[user@host] cd \$(PROJECT)/codes/amba\_ahb/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd &

Copyright © 2013-2017 by Ando Ki

Design AHB (41)

### References

- MBA Specification, Rev 2.0, ARM Limited.
- AHB-Lite Overview, ARM Limited, 2001.
- Multi-layer AHB Overview, ARM Limited, 2001.

Copyright © 2013-2017 by Ando Ki

Design AHB (42)