AMBA AXI to AXI Bus Bridge Design

2015 - 2016 - 2017


Ando Ki (adki@future-ds.com)

AXI to AXI bus bridge design & verification


- - → Bus bridge
 - → BFM: Test pattern generation
 - → Memory


Copyright © 2015-2017 by Ando Ki

AXI-to-AXI bus bridge (2)



```
axi_bridge_sync.v
  `include "axi_bridge_sync_fifo.v"
`include "axi_bridge_core.v"
`timescale 1ns/1ns
                                                                                                         module axi_bridge_sync
#(parameter AXI_WIDTH_CID=4
, AXI_WIDTH_ID =4
, AXI_WIDTH_ID =32
, AXI_WIDTH_DA =32
, AXI_WIDTH_DS =(AXI_WIDTH_DA/8)
, AXI_WIDTH_SID=(AXI_WIDTH_CID+AXI_WIDTH_ID)
                                                                                                          Uaxi_bridge_core (
                                                                                                                                        .ARESETN
,.S_ACLK
,.S_AWID
,.S_AWADDR
                                                                                                                                                              (ARESETN )
(ACLK )
(S_AWID )
(S_AWADDR )
                                                                                                                                                                 (M_RLAST )
(M_RVALID )
(M_RREADY )
                                         ARESETn
                                                                                                                                        ,.M_RLAST
        input wire
                                                                                                                                        ,.M_RVALID
,.M_RREADY
                                         ACLK
      , input wire [AXI_WIDTH_SID-1:0] S_AWID
, input wire [AXI_WIDTH_AD-1:0] S_AWADDR
                                                                                                     );
//----endmodule
                                         M_RLAST
M_RVALID
M_RREADY
      , input wire , input wire
        output wire
                                                                                    AXI-to-AXI bus bridge (4)
Copyright © 2015-2017 by Ando Ki
```





Example: AXI bridge This example shows how to use BFM with tasks → Step 1: go to your project directory [user@host] cd \$(PROJECT)/codes/axi_to_axi → Step 2: see the codes [user@host] cd \$(PROJECT)/codes/axi_to_axi/desing/verilog → Step 3: compile and run [user@host] cd \$(PROJECT)/codes/axi_to_axi/sim.sync/modelsim [user@host] make → Step 4: waveform view [user@host] gtkwave wave.vcd & [user@host] cd \$(PROJECT)/codes/axi_to_axi/sim.sync/modelsim [user@host] make [user@host] gtkwave wave.vcd & Copyright © 2015-2017 by Ando Ki AXI-to-AXI bus bridge (8)