
Design and Verification of AHB DMA

2015 - 2017


Ando Ki, Ph.D. (adki@future-ds.com)

AHB DMA design & verification

- Test-bench includes
 - → DMA
 - → Tester: Controlling DMA
 - → Master: memory testing
 - It tests memory by writing & reading while DMA operates.
 - Memory



Copyright © 2015-2017 by Ando Ki AHB DMA (2)



Name	Address offset		description
	Oliset	Bit#	
NAME0	+000h	RO	DMA
NAME1	+004h	RO	AHB
NAME2	+008h	RO	
NAME3	+00Ch	RO	
COMP0	+010h	RO	DYNA
COMP1	+014h	RO	LITH
COMP2	+018h	RO	
COMP3	+01Ch	RO	
VERSION	+020h	RO	Version (0x2014_0429)
RESERVED	+024h		Reserved
	+028h		Reserved
	+02Ch		Reserved
CONTROL	+030h	RW	CONTROL register (default: 0x0000_0000)
	•	31	EN: enable
		30:2	Reserved
		1	IP: 1 when interrupt is pending
		0	IE: interrupt is enabled when 1

DMA CSR (2/2)


Name	Address			description
0	offset		Bit#	
NUM	+040h			NUM register (default: 0x0001_0000)
			31	GO: start DMA when 1 and return 0 when completed
			30	BUSY (read-only)
			29	DONE (read-only)
			28:21	Reserved
			20:16	BURST: burst length (1, 4, 8, 16)
			15:0	BYTES : num of bytes to move
SOURCE	+044h			SRC register (default: 0x0000_0000)
			31:0	source address
DESTINATION	+048h			DST register (default: 0x0000_0000)
			31:0	destination address

Copyright © 2015-2017 by Ando Ki AHB DMA (5)

dma_ahb_simple.v

```
include "dma_ahb_csr_ahb.v"
include "dma_ahb_csr_ahb.v"
itimescale Ins/Ins

module dma_ahb_simple
(
input_wire HRESETN
input_wire HRESETN
input_wire HRESETN
input_wire S_HSEL
input_wire [31:0] S_HADDR
input_wire [2:0] S_HSIZE
input_wire [2:0] S_HBURST
output_wire [31:0] S_HRDATA
output_wire [31:0] S_HRDATA
output_wire [31:0] S_HRDATA
output_wire [31:0] S_HREADYout
input_wire S_HREADYout
input_wire [31:0] M_HREADY
input_wire M_HBUSREQ
output_wire [31:0] M_HREADY
input_wire M_HBUSREQ
output_wire [31:0] M_HREADY
input_wire M_HBUSREQ
output_wire [31:0] M_HREADY
input_wire M_HBUSRET
Output_wire [31:0] M_HREADY
input_wire [31:0] M_HREADY
inpu
```



Ready-valid handshake based FIFO As a short of dual-ready handshake protocol, ready-valid handshake protocol uses two signals in order to control stream style data movement between two blocks, where one is producer and the other is consumer in terms of data. Producer Consume FIFO FIFO Handshake signals: rst → Ready (rdy): the consumer is ready to accept data → Valid (vld):the data is now valid The data moves from producer to consumer whenever both 'vld' and 'rdy' are high at the rising edge of clk. Copyright © 2015-2017 by Ando Ki AHB DMA (9)

