AMBA APB BFM

2013 - 2017

Ando Ki (adki@future-ds.com)

Verilog task and function

Task

- → Declared within a module
- Referenced only by a behavioral within the module
 - Can be referenced only from within a cyclic (always) or single-pass behavior (initial).
- Parameters passed to task as inputs and inouts and from task a outputs or inputs
- ◆ Local variables can be declared
- Recursion not supported although nesting permitted
- ♦ A task can contain time-controlling statements.
- A task can enable other tasks and functions.
- A task can have zero or more arguments of any type.
- A task shall not return a value, since it creates a hierarchical organization of the procedural statements within a Verilog behavior.

Function

- → Implement combinational behavior
- ◆ No timing control
 - "#' or '@' or 'wait' is not permitted
- ◆ May call other functions with no recursion
- → Reference in an expression, e.g., RHS
- → No 'output' or 'inout' allowed
- No non-blocking assignment
- The purpose of a function is to respond to an input value by returning a single value.
 - A function can be used as an operand in an expression.
 - The value of that operand is the value returned by the function.
- A function shall execute in one simulation time unit.
- → A function cannot enable a task.
- A function shall have at least one input type argument and shall not have an output or inout type argument.
- A function shall return a single value, which can be scalar (single-bit) or vector (multi-bit).

Copyright © 2013-2017 by Ando Ki

AMBA APB BFM (2)

Verilog: system & user-defined tasks/function


- System tasks and system functions are commands executed by a Verilog simulator, not hardware modeling constructs.
 - ♦ While <u>VPI routines</u> are functions to be used in C program.
- System tasks and system functions begin with \$.
- System task -- a sub-routine procedure.
- System function -- a function returning a return value.

- Built-in system tasks and system functions
 - These are part of Verilog language and built into Verilog simulator.
 - Standard system tasks
 - \$\square\$ \$\square\$ stop, \$\square\$ finish
 - Standard system functions
 - a \$time, \$random
- User-defined tasks and functions
 - → Its name must start with \$.

Copyright © 2013-2017 by Ando Ki

AMBA APB BFM (3)


APB BFM example: task-based case





Copyright © 2013-2017 by Ando Ki


AMBA APB BFM (4)


```
APB BFM: module
 // bfm_apb_s3.v
 module bfm_apb_s3 #(parameter P_DWIDTH=32 , P_STRB =(P_DWIDTH/8)
                                                                                                                 Up to 3 APB slaves
            , P_NUM=3
, P_ADDR_START0 = 16'h0000, P_ADDR_SIZE0 = 16'h0010
, P_ADDR_START1 = 16'h1000, P_ADDR_SIZE1 = 16'h0010
                                                                                                                 Address decoding parameters
             , P_ADDR_START2 = 16'h2000, P_ADDR_SIZE2 = 16'h0010)
      input wire
     , input wire
                                 PCLK
     output reg [P_NUM-1:0] PSEL, output reg [31:0] PADDR
                                 PENABLE
     , output reg PWRITE
, output reg [P_DWIDTH-1:0] PWDATA
    , input wire [P_DWIDTH-1:0] PRDATA0
, input wire [P_DWIDTH-1:0] PRDATA1
, input wire [P_DWIDTH-1:0] PRDATA2
     ifdef AMBA3
     , input wire [P_NUM-1:0] PREADY
, input wire [P_NUM-1:0] PSLAVERR
     `ifdef AMBA4
     , output reg [2:0] PPROT
, output reg [P_STRB-1:0] PSTRB
 endmodule
Copyright © 2013-2017 by Ando Ki
                                                                           AMBA APB BFM (5)
```
















```
APB BFM: testing scenario
// bfm_apb_s3.v
 task memory_test;
input [31:0] start; // starting address
    input [31:0] start; // starting address, inclusive input [31:0] finish; // ending address, inclusive input [2:0] size ; // num of byte to access reg [P_DWIDTH-1:0] dataW, dataR; integer a, b, err;
    begin
       err = 0;
        // read-after-write test
       for (a=start; a<=(finish-size); a=a+size) begin dataW = $random;
                                                                                                                                        Read after write cases
            apb_write(a, dataW, size);
           apb_read (a, dataR, size);
if (dataR!==dataW) begin
               \ time,,"%m RAW error at A:0x%08x D:0x%x, but 0x%x expected",
                             a, dataR, dataW);
       if (err==0) $display($time,,"%m RAW 0x%x-%x test OK", start, finish);
Copyright © 2013-2017 by Ando Ki
                                                                              AMBA APB BFM (11)
```





























Example: APB BFM task-based case

- This example shows how to use BFM with tasks
 - → Step 1: go to your project directory
 - [user@host] cd \$(PROJECT)/codes/bfm_apb_task
 - → Step 2: see the codes
 - [user@host] cd \$(PROJECT)/codes/bfm_apb_task/desing/verilog
 - → Step 3: compile and run
 - [user@host] cd \$(PROJECT)/codes/bfm_apb_task/sim/modelsim
 - [user@host] make
 - ◆ Step 4: waveform view
 - [user@host] gtkwave wave.vcd &


[user@host] cd \$(PROJECT)/codes/bfm_apb_task/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd &

Copyright © 2013-2017 by Ando Ki

AMBA APB BFM (23)

How to deal with long latency device with AMBA 2.0 APB

Burr-Brown (TI) DAC7724 12-bit quad voltage output Digital-to-Analog converter



Copyright © 2013-2017 by Ando Ki

AMBA APB BFM (24)


BB DAC7724


A1	Α0	R/W	cs	RESET	LDAC	SELECTED INPUT REGISTER	STATE OF SELECTED INPUT REGISTER	STATE OF ALL DAC REGISTERS
L(1)	L	L	L	H(2)	L	Α	Transparent	Transparent
L	H	L	L	н	L	В	Transparent	Transparent
H	L	L	L	Н	L	С	Transparent	Transparent
H	H	L	L	н	L	D	Transparent	Transparent
L	L	L	L	Н	Н	A	Transparent	Latched
L	H	L	L	Н	Н	В	Transparent	Latched
H	L	L	L	Н	Н	С	Transparent	Latched
H	H	L	L	H	H	D	Transparent	Latched
L	L	н	L	Н	Н	A	Readback	Latched
L	H	н	L	Н	Н	В	Readback	Latched
H	L	н	L	н	Н	С	Readback	Latched
H	H	н	L	Н	Н	D	Readback	Latched
X(3)	X	X	Н	Н	L	NONE	(All Latched)	Transparent
X	X	X	Н	Н	Н	NONE	(All Latched)	Latched
X	X	X	X	L	X	ALL	Reset ⁽⁴⁾	Reset ⁽⁴⁾


NOTES: (1) L = Logic LOW. (2) H= Logic HIGH. (3) X = Don't Care. (4) DAC7724 resets to 800_H, DAC7725 resets to 000_H. When RESET rises, all registers that are in their latched state retain the reset value.


Copyright © 2013-2017 by Ando Ki

AMBA APB BFM (25)









References

- **55** AMBA Specification, Rev 2.0, ARM Limited. (AMBA 2.0 APB)
- **3** AMBA™ 3 APB Protocol v1.0, IHI 0024B, ARM, 2004. (AMBA 3.0 APB 1.0)
- AMBA® APB Protocol Version: 2.0, IHI 0024C (ID041610), ARM, 2010. (AMBA 4.0 APB 2.0)

Copyright © 2013-2017 by Ando Ki

AMBA APB BFM (30)