
AMBA AXI BFM Based UART Verification

2014 - 2016


Ando Ki, Ph.D. (adki@future-ds.com)


What to do

- Verify UART (Universal Asynchronous Receiver and Transmitter) through BFM (Bus Functional Model)
- UART (Universal Asynchronous Receiver and Transmitter)
 - a semiconductor chip providing the RS-232-C asynchronous serial communication protocol. One side of UART is an interface to processor and the other side is the serial port.



AXI-APB-UAR I






Agenda

- RS-232C protocol
- RS-232C and UART
- **UART** and line driver
- Type of UARTS
- OpenCores UART 16550 core
- Frame format
- Baud rate control
- Initialize
- ## How to transmit a character
- How to receive a character
- **UART HW spec.**
- How to control HW through SW

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (5)



RS-232-C and UART


■ RS-232-C


- An EIA standard that defines a commonly used serial communications scheme.
- → It is widely used to transfer data between computers or other devices using an asynchronous serial link at speeds ranging from 110 to 115,200 baud.
- It uses 25 or 9 pin connector.
- Signal voltages between +3 to +15 volts are considered ON, Spacing, or Binary 0.
- Signal voltages between -15 to -3 volts are considered OFF, Marking or Binary 1, which also representing idle state.
- → In the context RS-232-C, the computer is DTE (Data Terminal Equipment) and the modem is DCE (Data Communication Equipment).


- UART (Universal Asynchronous Receiver and Transmitter)
 - → a semiconductor chip providing the RS-232-C asynchronous serial communication protocol. One side of UART is an interface to processor and the other side is the serial port.

Copyright © 2014-2015-2016 by Ando Ki


AXI-APB-UART (7)









Bps and baud rate Bps: bits per second When only one bit is sent with each signal change, bps and baud are → Possible bits transmitted on a unidirectional way in a second. equivalent. → So RS-232-C can use bps and baud rate Baud rate interchangeably. Possible signal changes in a second. When multi-bit information is sent with each signal change using modulation (multi-frequency, multi-level, multi-phase), bps is higher than baud rate. Т bps = 8-bit/T-secBaud rate = 4/T-sec 270 phase shift 180 phase shift 00 10 Copyright © 2014-2015-2016 by Ando Ki AXI-APB-UART (11)








Types of UARTS

| 16750 | Produced by Texas Instruments. Contains 64-byte FIFO buffer. |
|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 16650 | New generation of UART. Contains 32 bytes of FIFO, programmed register of X-On/X-Off characters and supports power management. |
| 16550A | This line is the most widespread UART version used for high-speed connection of modems with 14.4KBPS and 28.8KBPS rates. They made sure the FIFO buffers worked on this UART. |
| 16550 | This line is the first generation of buffered UART. This line has 16-byte buffer, however it doesn't work and is replaced with the 16550A. |
| 16450 | Used in AT's (Improved bus speed over 8250's). Works stable at 38.4KBPS. Widespread today. |
| 8250B | Very similar to that of the 8250 UART. |
| 8250A | The bus operating speed of this UART is greater than 8250's. It is used in the same way as 16450 in the sphere of software. |
| 8250 | The first UART in this line. It doesn't contain any scratch registers. 8250A is a modernized version of 8250, its bus operating speed is very fast. |
| Туре | remarks |



OpenCores UART 16550 core

- http://www.opencores.org/projects.cgi/we b/uart16550/overview
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry standard National Semiconductors' 16550A device.
- Features
 - WISHBONE interface in 32-bit or 8-bit data bus modes (selectable)
 - → FIFO only operation
 - Register level and functionality compatibility with NS16550A (but not 16450)
 - → Debug Interface in 32-bit data bus mode.
- APB interface has been adopted for this project

Copyright © 2014-2015-2016 by Ando Ki

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (16)

OpenCores UART CSR (1/2)

| Name | Addr | W | Access | Description | |
|----------------------------------|------|---|--------|-------------|----------------------------------------------|
| Receiver Buffer | RB | 0 | 8 | R | Receiver FIFO output |
| Transmitter Holding THR Register | | 0 | 8 | W | Transmit FIFO input |
| Interrupt Enable | IER | 1 | 8 | RW | Enable/Mask interrupts generated by the UART |
| Interrupt Identification | IIR | 2 | 8 | R | Get interrupt information |
| FIFO Control | FCR | 2 | 8 | W | Control FIFO options |
| Line Control Register | LCR | 3 | 8 | RW | Control connection |
| Modem Control | MCR | 4 | 8 | W | Controls modem |
| Line Status | LSR | 5 | 8 | R | Status information |
| Modem Status MSR | | 6 | 8 | R | Modem Status |

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (17)

OpenCores UART CSR (2/2)

| Name | Addr | W | Access | Description | |
|---------------------------------|------|---|--------|-------------|------------------------------|
| Divisor Latch Byte 1 CDRI (LSB) | | 0 | 8 | RW | The LSB of the divisor latch |
| Divisor Latch Byte 2 | CDRh | 1 | 8 | RW | The MSB of the divisor latch |

Two clock divisor registers (CDR) together forming one 16-bit. The CDR is accessed when 7^{th} (DLAB) bit of LCR is set to 1.

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (18)

IER: interrupt enable register

| Bit # | Access | Description |
|-------|--------|---------------------------------------------------------------------------|
| 0 | RW | Received Data available interrupt '0' – disabled '1' – enabled |
| 1 | RW | Transmitter Holding Register empty interrupt '0' – disabled '1' – enabled |
| 2 | RW | Receiver Line Status Interrupt '0' – disabled '1' – enabled |
| 3 | RW | Modem Status Interrupt '0' – disabled '1' – enabled |
| 7-4 | RW | Reserved. Should be logic '0'. |

Reset value: 00h

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (19)

IIR: interrupt identification register

| bit | t pr Interrupt Type | | Interrupt Type | Interrupt Source | Interrupt Reset Control | |
|-----|---------------------|---|----------------|------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|
| 3 | 2 | 1 | i | | | |
| 0 | 1 | 1 | 1 | Receiver Line Status | Parity, Overrun or Framing errors or Break Interrupt | Reading the Line Status Register |
| 0 | 1 | 0 | 2 | Receiver Data available | FIFO trigger level reached | FIFO drops below trigger level |
| 1 | 1 | 0 | 2 | Timeout Indication | There's at least 1 character in the FIFO but no character has been input to the FIFO or read from it for the last 4 Char times. | Reading from the FIFO (Receiver Buffer Register) |
| 0 | 0 | 1 | 3 | Transmitter Holding Register empty | Transmitter Holding Register Empty | Writing to the Transmitter Holding Register or reading IIR. |
| 0 | 0 | 0 | 4 | Modem Status | CTS, DSR, RI or DCD. | Reading the Modem status register. |

Reset value: C1h

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (20)

FCR: FIFO control register

| Bit # | Access | Description |
|-------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0 | W | Ignored (Used to enable FIFOs in NS16550D). Since this UART only supports FIFO mode, this bit is ignored. |
| 1 | W | Writing a '1' to bit 1 clears the Receiver FIFO and resets its logic. But it doesn't clear the shift register, i.e. receiving of the current character continues. |
| 2 | W | Writing a '1' to bit 2 clears the Transmitter FIFO and resets its logic. The shift register is not cleared, i.e. transmitting of the current character continues. |
| 5-3 | W | Ignored |
| 7-6 | W | Define the Receiver FIFO Interrupt trigger level '00' – 1 byte '01' – 4 bytes '10' – 8 bytes '11' – 14 bytes |

Reset value: COh

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (21)

LCR: line control register (1/2)

| Bit # | Access | Description |
|-------|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1-0 | RW | Select number of bits in each character '00' – 5 bits; '01' – 6 bits; '10' – 7 bits; '11' – 8 bits |
| 2 | RW | Specify the number of generated stop bits '0' – 1 stop bit '1' – 1.5 stop bits when 5-bit character length selected and 2 bits otherwise Note that the receiver always checks the first stop bit only. |
| 3 | RW | Parity Enable '0' – No parity '1' – Parity bit is generated on each outgoing character and is checked on each incoming one. |
| 4 | RW | Even Parity select '0' – Odd number of '1' is transmitted and checked in each word (data and parity combined). In other words, if the data has an even number of '1' in it, then the parity bit is '1'. '1' – Even number of '1' is transmitted in each word. |

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (22)

LCR: line control register (1/2)

| Bit # | Access | Description |
|-------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5 | RW | Stick Parity bit. '0' – Stick Parity disabled '1' - If bits 3 and 4 are logic '1', the parity bit is transmitted and checked as logic '0'. If bit 3 is '1' and bit 4 is '0' then the parity bit is transmitted and checked as '1'. |
| 6 | RW | Break Control bit '1' – the serial out is forced into logic '0' (break state). '0' – break is disabled |
| 7 | RW | Divisor Latch Access bit. (DLAB) '1' – The divisor latches can be accessed '0' – The normal registers are accessed |

Reset value: 03h

Copyright © 2014-2015-2016 by Ando Ki

AXI-APB-UART (23)

LSR: line status register (1/3)

| Bit # | Access | Description |
|-------|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0 | R | Data Ready (DR) indicator. '0' – No characters in the FIFO '1' – At least one character has been received and is in the FIFO. |
| 1 | R | Overrun Error (OE) indicator '1' – If the FIFO is full and another character has been received in the receiver shift register. If another character is starting to arrive, it will overwrite the data in the shift register but the FIFO will remain intact. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt. '0' – No overrun state |
| 2 | R | Parity Error (PE) indicator '1' – The character that is currently at the top of the FIFO has been received with parity error. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt. '0' – No parity error in the current character |

Copyright © 2014-2015-2016 by Ando Ki AXI-APB-UART (24)

LSR: line status register (2/3)


| Bit # | Access | Description |
|-------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3 | R | Framing Error (FE) indicator '1' – The received character at the top of the FIFO did not have a valid stop bit. Of course, generally, it might be that all the following data is corrupt. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt. '0' – No framing error in the current character |
| 4 | R | Break Interrupt (BI) indicator '1' –A break condition has been reached in the current character. The break occurs when the line is held in logic 0 for a time of one character (start bit + data + parity + stop bit). In that case, one zero character enters the FIFO and the UART waits for a valid start bit to receive next character. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt. '0' – No break condition in the current character |

Copyright © 2014-2015-2016 by Ando Ki AXI-APB-UAF

LSR: line status register (3/3)

| Bit # | Access | Description |
|-------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5 | R | Transmit FIFO is empty. '1' – The transmitter FIFO is empty. Generates Transmitter Holding Register Empty interrupt. The bit is cleared when data is being been written to the transmitter FIFO. '0' – Otherwise |
| 6 | R | Transmitter Empty indicator. '1' – Both the transmitter FIFO and transmitter shift register are empty. The bit is cleared when data is being been written to the transmitter FIFO. '0' – Otherwise |
| 7 | R | '1' – At least one parity error, framing error or break indications have been received and are inside the FIFO. The bit is cleared upon reading from the register. '0' – Otherwise. |

Copyright © 2014-2015-2016 by Ando Ki AXI-APB-UART (26)



Baud rate control


$$\frac{F_{I}}{DR} = 16 \times BR$$
where F_{I} is input clock speed, DR is divisor latch value
$$BR \text{ is baud rate.}$$


$$DR = \frac{F_{I}}{16 \times BR} + 0.5$$


Calculate the value of divisor latches (DL[15:8] and DL[7:0]) for 9,600 baud rate with 33MHz input clock.


Copyright © 2014-2015-2016 by Ando Ki


AXI-APB-UART (28)






















































```
AXI BFM: write task (3/3)
task write_resp_channel;
input [31:0] id;
 begin
    BREADY <= #1 'b1;
@ (posedge ACLK);
    while (BVALID==1'b0) @ (posedge ACLK);
if (id!=BID) begin
$display($time,,"%m Error id mis-match for write-resp-
channel 0x%x/0x%x", id, BID);
    end else begin
case (BRESP)
      2'b00: begin
           `ifdef DEBUG
           $display($time,,"%m OK response for write-resp-channel:
OKAY");
           end
      2'b01: $display($time,,"%m OK response for write-resp-
channel: EXOKAY");
      2'b10: $display($time,,"%m Error response for write-resp-
channel: SLVERR");
      2'b11: $display($time,,"%m Error response for write-resp-
channel: DECERR");
      endcase
    end
    BREADY <= #1 'b0:
    @ (negedge ACLK);
                                          BRESP
                                          BVALID
endtask
                                         BREADY
Copyright © 2014-2015-2016 by Ando Ki
                                                             AXI-APB-UART (47)
```













Agenda ■ Directory structure ■ Task-based BFM verification ■ C-based BFM verification ● Transaction-level simulation ● C-FPGA emulation









BFM C API

Generate bus write transaction

void BfmWrite(unsigned int addr , unsigned int *data , unsigned int size , unsigned int length);

Generate bus read transaction

void BfmRead (unsigned int addr , unsigned int *data , unsigned int size , unsigned int length);

- addr': address to access
 - → It should be a multiple of 'size'.
- 'data': pointer to buffer containing data to be written
 - Data of each 'data' element should be justified.
- size': num of bytes that each 'data' element contains, it can be 1, 2, or 4.
- 'length': num of 'data' elements to be written.

- addr': address to access
 - → It should be a multiple of 'size'.
- "data": pointer to buffer containing data to be return
 - Data of each 'data' element should be justified.
- size': num of bytes that each 'data' element contains, it can be 1, 2, or 4.
- !length': num of 'data' elements to be written.


Copyright © 2014-2015-2016 by Ando Ki


AXI-APB-UART (57)


An example program

- In addition to BFM API, there are a number of host interface C API including FPGA configuration.
 - → Use 'iProveInitiailze()' function, which takes care of all details.
 - It uses two global strings: 'FILE_EIF' and 'INST_TRX'
 - It specifies an FPGA board using 'card_id' variable, which is Card Identification Num.

```
// test_bench.c
                                                              #include "trx_axi_api.h" // bfm specific header
 int main(int argc, char *argv[]) {
                                                              void test_bench() {
  if (iProveInitialize()) exit(1); // see init_fpga.c
                                                                   unsigned int addr:
                                                                   unsigned int dataW[128], dataR[128];
  test_bench(); // see test_bench.c
                                                                   for (addr=0x0; addr<0x100; addr+=4) {
                                                                      dataW[addr] = addr+1;
 // init fpga.c
                                                                   for (addr=0x0; addr<0x100; addr+=4) {
 #include "iprove.h" // Dynalith specific header
                                                                      BfmWrite(addr, dataW, 4, 1);
 char FILE_EIF[128] ="../../inspire/par/fpga0.eif";
                                                                      BfmRead(addr, dataR, 4, 1);
 char INST_TRX[64] ="dut";
 int iProvelnitialize (void) {
                                                                   for (addr=0x0; addr<0x100; addr+=4) {
    iProveLoadEmulationInfoFile(FILE_EIF);
                                                                      if (dataR[addr]!=(addr+1)) {
    iProveGetModuleHandle(INST_TRX, &handle_trx);
                                                                          printf("Read-After-Write error at 0x%x", addr);
    iProveStart(card_id);
   return(0):
                                                    AXI-APB-UART (58)
Copyright © 2014-2015-2016 by Ando Ki
```










Agenda Signification C-based BFM verification Transaction-level simulation C-FPGA emulation C-FPGA emulation


AXI-APB-UART (62)


Copyright © 2014-2015-2016 by Ando Ki






































Dynalith Systems H.Q.:

2nd Fl., Taejin Bldg, 24 Dolwoomul-Gil (14-2 Yangjae-Dong), Seocho-Ku, Seoul, 137-888, Korea Tel: +82-2-556-0020; Fax: +82-2-556-2252

E-mail: corea@dynalith.com Web: www.dynalith.com

Dynalith Systems R&D Center:

335 Gwahang-Ro (373-1 Kusong-Dong), Yusong-Gu, CHiPS B/D, KAIST, Taejon, 305-701, Korea Tel: +82-42-862-6411; Fax: +82-42-862-6410



Dynalith Systems Co., Ltd. (주) 다이나릿 시스템 www.dynalith.com

Copyright © 2014-2015-2016 by Ando Ki

