AMBA AXI to APB Design

2013 – 2017

Ando Ki
(adki@future-ds.com)

AMBA AXI-to-APB design & verification





- Test-bench includes 'BFM', 'AMBA AXI', and 'MEMORY'.
- BFM generates test-pattern and test-vector.

AXI-to-APB bus bridge



- ACLK and PCLK can be asynchronous

AXI-to-APB internal



AXI to APB: module

```
`timescale 1ns/1ns
`include "axi2apb_axi_if.v"
`include "axi2apb_apb_s5.v"

`ifdef  AMBA_APB4
`ifndef AMBA_APB3
`define AMBA_APB3
`endif
`endif

module axi_to_apb_s5
    #(parameter AXI_WIDTH_CID = 4 // Channel ID width in bits
              , AXI_WIDTH_ID  = 4 // ID width in bits
              , AXI_WIDTH_AD  =32 // address width
              , AXI_WIDTH_DA  =32 // data width
              , AXI_WIDTH_DS  =(AXI_WIDTH_DA/8) // data strobe width
              , AXI_WIDTH_SID =(AXI_WIDTH_CID+AXI_WIDTH_ID)
              , NUM_PSLAVE    = 5
              , WIDTH_PAD     =32 // address width
              , WIDTH_PDA     =32 // data width
              , WIDTH_PDS     =(WIDTH_PDA/8) // data strobe width
              , ADDR_PBASE0  =32'h0000_0000 , ADDR_PLENGTH0=12
              , ADDR_PBASE1  =32'h0000_1000 , ADDR_PLENGTH1=12
              , ADDR_PBASE2  =32'h0000_2000 , ADDR_PLENGTH2=12
              , ADDR_PBASE3  =32'h0000_3000 , ADDR_PLENGTH3=12
              , ADDR_PBASE4  =32'h0000_4000 , ADDR_PLENGTH4=12
    )
(
      input  wire                   ARESETn
    , input  wire                   ACLK
    , input  wire [AXI_WIDTH_SID-1:0] AWID
    , input  wire [AXI_WIDTH_AD-1:0]  AWADDR
    ... ...
);
```


AXI to APB: module

```
axi2apb_axi_if #(.AXI_WIDTH_CID(AXI_WIDTH_CID)// Channel ID width in bits
                ,.AXI_WIDTH_ID (AXI_WIDTH_ID )// ID width in bits
                ,.AXI_WIDTH_AD (AXI_WIDTH_AD )// address width
                ,.AXI_WIDTH_DA (AXI_WIDTH_DA )// data width
                ,.APB_WIDTH_PAD(WIDTH_PAD    )// APB address width
                )
    Uaxi2apb_axi_if (
          .ARESETn          (ARESETn    )
        , .ACLK             (ACLK       )
        , .AWID             (AWID       )
        , .AWADDR           (AWADDR     )
        , .AWLEN            (AWLEN      )
        , .AWLOCK           (AWLOCK     )
        , .AWSIZE           (AWSIZE     )
        , .AWBURST          (AWBURST    )
        `ifdef AMBA_AXI_CACHE
        , .AWCACHE          (AWCACHE    )
        `endif
        `ifdef AMBA_AXI_PROT
        , .AWPROT           (AWPROT     )
        `endif
        , .AWVALID          (AWVALID    )
        , .AWREADY          (AWREADY    )
        ... ...
        , .REQ              (APB_REQ    ) // need synchronize
        , .ACK              (APB_ACK    )
        , .ADDR             (APB_ADDR   )
        , .WR               (APB_WR     )
        , .DATAW            (APB_DATAW  )
        , .DATAR            (APB_DATAR  )
        , .BE               (APB_BE     )
        , .PROT             (APB_PROT   )
        , .ERROR            (APB_ERROR  )
    );
```

How to interact with axi2apb_apb_s5

AXI to APB: module

```
axi2apb_apb_s5 #(.NUM_PSLAVE   (NUM_PSLAVE   )
                 ,.WIDTH_PAD   (WIDTH_PAD   )
                 ,.WIDTH_PDA   (WIDTH_PDA   )
                 ,.ADDR_PBASE0 (ADDR_PBASE0 ) ,.ADDR_PLENGTH0(ADDR_PLENGTH0)
                 ,.ADDR_PBASE1 (ADDR_PBASE1 ) ,.ADDR_PLENGTH1(ADDR_PLENGTH1)
                 ,.ADDR_PBASE2 (ADDR_PBASE2 ) ,.ADDR_PLENGTH2(ADDR_PLENGTH2)
                 ,.ADDR_PBASE3 (ADDR_PBASE3 ) ,.ADDR_PLENGTH3(ADDR_PLENGTH3)
                 ,.ADDR_PBASE4 (ADDR_PBASE4 ) ,.ADDR_PLENGTH4(ADDR_PLENGTH4)
                 )
  Uaxi2apb_apb (
     .PRESETn   (PRESETn   )
    , .PCLK     (PCLK      )
    , .PADDR    (PADDR     )
    , .PENABLE  (PENABLE   )
    , .PWRITE   (PWRITE    )
    , .PWDATA   (PWDATA    )
    , .PSEL_0   (PSEL_0    )
    ...
    , .PRDATA_0 (PRDATA_0  )
    ...
    `ifdef AMBA_APB3
    , .PREADY_0 (PREADY_0  )
    ...
    , .PSLVERR_0 (PSLVERR_0 )
    ...
    `endif
    ...
    , .REQ    (APB_REQ  )
    , .ACK    (APB_ACK  )
    , .ADDR   (APB_ADDR )
    , .WR     (APB_WR   )
    , .DATAW  (APB_DATAW)
    , .DATAR  (APB_DATAR)
    , .BE     (APB_BE   )
    , .PROT   (APB_PROT )
    , .ERROR  (APB_ERROR)
  );
```

How to interact with axi2apb_axi_if

Simulation with ModelSim (1/4)

```
# Makefile
SHELL                   = /bin/sh
MAKEFILE        = Makefile
#----------------------------------------------------
VLIB            = $(shell which vlib)
VLOG            = $(shell which vlog)
VSIM            = $(shell which vsim)
WORK            = work
#----------------------------------------------------
TOP             = top
#----------------------------------------------------
all: vlib compile simulate

vlib:
                if [ -d $(WORK) ]; then /bin/rm -rf $(WORK); fi
                $(VLIB) $(WORK)

compile:
                $(VLOG) -lint -work $(WORK)  -f modelsim.args

simulate: compile
                $(VSIM) -novopt -c -do "run -all; quit" $(WORK).$(TOP)
```

Modelsim commands

Specify where to store compile results

Compilation

Simulation

```
@ECHO OFF
REM RunMe.bat
SET MODELSIMWORK=work
SET MODELSIMVLIB=vlib
SET MODELSIMVSIM=vsim
SET MODELSIMVCOM=vcom
SET MODELSIMVLOG=vlog

SET DESIGNTOP=top

IF EXIST %MODELSIMWORK% RMDIR /S/Q %MODELSIMWORK%

%MODELSIMVLIB% %MODELSIMWORK%
%MODELSIMVLOG% -work %MODELSIMWORK% -lint^
        -f modelsim.args
%MODELSIMVSIM% -novopt -c -do "run -all; quit"^
        %MODELSIMWORK%.%DESIGNTOP%
```

Simulation with ModelSim (2/4)

modelsim.args

```
//------------------------------------------------------------------
+incdir+../../design/verilog
+incdir+../../../../bfm_axi_task/example/design/verilog
       ./sim_define.v
       ../../design/verilog/axi_to_apb_s5.v
       ../../design/verilog/bfm_axi.v
       ../../design/verilog/mem_apb4.v
//------------------------------------------------------------------
// Below are test-bench
//------------------------------------------------------------------
+incdir+../../bench/verilog
       ../../bench/verilog/top.v
//------------------------------------------------------------------
```

sim_define.v

```
`ifndef _SIM_DEFINE_V_
`define _SIM_DEFNE_V_
//------------------------------------------------------------------
`define SIM      // define this for simulation case if you are not sure
`define VCD      // define this for VCD waveform dump
`define DEBUG
`define RIGOR
`define LOW_POWER
//------------------------------------------------------------------
`define AMBA_APB4
//------------------------------------------------------------------
`endif
```


Simulation with ModelSim (3/4)

Simulation with ModelSim (4/4)



Example: AXI to APB case

- This example shows how to use BFM with tasks
  - Note that this design uses codes in "$(PROJECT)/codes/bfm_axi_task/design/verilog"
  - Step 1: go to your project directory
    - [user@host] cd $(PROJECT)/codes/axi_to_apb
  - Step 2: see the codes
    - [user@host] cd $(PROJECT)/codes/axi_to_apb/desing/verilog
  - Step 3: compile and run
    - [user@host] cd $(PROJECT)/codes/axi_to_apb/sim/modelsim
    - [user@host] make
  - Step 4: waveform view
    - [user@host] gtkwave wave.vcd &

```
[user@host] cd $(PROJECT)/codes/axi_to_apb/sim/modelsim
[user@host] make
[user@host] gtkwave wave.vcd &
```