
## **Design and Verification of AHB2AHB**

2013 - 2017

Ando Ki (adki@future-ds.com)


## AMBA AHB-to-AHB design & verification


- Test-bench includes 'BFM', 'AMBA AHB', and 'MEMORY'.
- BFM generates test-pattern and test-vector.



Copyright © 2013-2017 by Ando Ki

AHB to AHB (2)








```
AHB2AHB: module
 `timescale 1ns/1ns
 include "ahb2ahb_slave_core.v"


include "ahb2ahb_master_core.v"


include "ahb2ahb_fifo.v"
                                                                    localparam FIFO AW=5;
fwd_wr_rdy;
                                                                    wire
                                                                                fwd wr vld:
                                                                    wire [31:0]
                                                                                 fwd_wr_dat;
                                                                    wire
                                                                                fwd_rd_rdy;
                                                                    wire
                                                                                fwd rd vld:
                                                                    wire [31:0]
                                                                                 fwd_rd_dat;
                                                                    wire
                                                                                fwd_full;
                                                                    wire
                                                                                fwd empty:
                                                                    wire [FIFO_AW:0] fwd_cnt_rd;
                                                                    wire [FIFO_AW:0] fwd_cnt_wr;
                                                                    wire
                                                                                bwd rd rdy;
                                                                    wire
                                                                                bwd_rd_vld;
                                                                    wire [31:0]
                                                                                bwd_rd_dat;
                                                                                bwd_wr_rdy;
                                                                    wire
                                                                               bwd_wr_vld;
                                                                    wire
                                                                    wire [31:0]
                                                                                bwd_wr_dat;
                                                                                bwd_full;
                                                                    wire
                                                                    wire
                                                                                bwd empty:
                                                                    wire [FIFO_AW:0] bwd_cnt_rd;
                                                                    wire [FIFO_AW:0] bwd_cnt_wr;
Copyright © 2013-2017 by Ando Ki
                                                           AHB to AHB (5)
```














## Example: AHB to AHB case

- This example shows how to use BFM with tasks
  - → Step 1: go to your project directory
    - [user@host] cd \$(PROJECT)/codes/ahb\_to\_ahb
  - → Step 2: see the codes
    - [user@host] cd \$(PROJECT)/codes/ahb\_to\_ahb/desing/verilog
  - ◆ Step 3: compile and run
    - [user@host] cd \$(PROJECT)/codes/ahb\_to\_ahb/sim/modelsim
    - [user@host] make
  - ◆ Step 4: waveform view
    - [user@host] gtkwave wave.vcd &

[user@host] cd \$(PROJECT)/codes/ahb\_to\_ahb/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd &

Copyright © 2013-2017 by Ando Ki

AHB to AHB (13)

## Issues and quiz

Deadlock case with dual-AHB2AHB

Copyright © 2013-2017 by Ando Ki

AHB to AHB (14)

