
Design and Verification of AHB2APB


2013 - 2017

Ando Ki (adki@future-ds.com)

AMBA AHB-to-APB design & verification





- Test-bench includes 'BFM', 'AMBA AHB', and 'MEMORY'.
- BFM generates test-pattern and test-vector.



Copyright © 2013-2017 by Ando Ki

AHB BFM FILE (2)





```
AHB2APB: module
 `timescale 1ns/1ns
 include "ahb_to_apb_controller.v"
P_PSEL1_START = 16'hC010, P_PSEL1_SIZE = 16'h0010, P_PSEL2_START = 16'hC020, P_PSEL2_SIZE = 16'h0010)
     input wire
                                                                                 ifdef AMBA_APB3
    , input wire
                    HCLK
                                                                                                 PREADY0
                                                                                  input wire
    , input wire HSEL
, input wire [31:0] HADDR
                                                                                                 PSLVERR0
                                                                                 , input wire
                                                                                 endif
    , input wire [1:0] HTRANS
                                                                                 , output wire
                                                                                                  PSFI 1
    , input wire [ 3:0] HPROT
, input wire HWRITE
                                                                                  input wire [31:0] PRDATA1
    , input wire
                                                                                 `ifdef AMBA_APB3
    , input wire [ 2:0] HSIZE
                                                                                 , input wire
                                                                                                 PRFADY1
    , input wire [ 2:0] HBURST
, input wire [31:0] HWDATA
                                                                                                 PSLVERR1
                                                                                  input wire
                                                                                 endif
    , output wire [31:0] HRDATA
                                                                                 , output wire
                                                                                                  PSFL2
     , output wire [1:0] HRESP
                                                                                  input wire [31:0] PRDATA2
    , input wire
                    HREADYin
                                                                                 ifdef AMBA_APB3
    , output wire
                     HREADYout
                                                                                 , input wire
                                                                                                 PREADY2
    , input wire , input wire
                    PCI K
                                                                                                 PSLVERR2
                                                                                  input wire
                    PRESETn
                                                                                 endif
    , output wire
                     PENABLE
                                                                                 ifdef AMBA_APB4
    , output wire [31:0] PADDR
, output wire PWRITE
                                                                                 , output wire [ 2:0] PPROT
, output wire [ 3:0] PSTRB
    , output wire [31:0] PWDATA
     output wire
                    PSEL0
                                                                                 , input wire [ 1:0] CLOCK_RATIO // 0=1:1, 3=async
     input wire [31:0] PRDATA0
Copyright © 2013-2017 by Ando Ki
                                                             AHB BFM FILE (5)
```

```
AHB2APB: module
   wire PSEL;
reg [31:0] PRDATA;
`ifdef AMBA_APB3
           PREADY
   reg
           PSLVERR:
   `endif
   wire [2:0] _psel = {PSEL2,PSEL1,PSEL0};
                                                                                  , .PCLK
                                                                                            (PCLK)
                                                                                  ,.PRESETn (PRESETn)
   ahb_to_apb_controller Uahb_to_apb_controller (
                                                                                   .PSEL (PSEL)
.PENABLE (PENABLE)
       .HRESETn (HRESETn)
.HCLK (HCLK)
                                                                                  , .PADDR
                                                                                              (PADDR)
      , .HSEL
                 (HSEL)
                                                                                  , .PWRITE
                                                                                              (PWRITE)
      , .HADDR
                  (HADDR)
                                                                                  , .PRDATA (PRDATA)
       .HTRANS (HTRANS)
                                                                                  , .PWDATA (PWDATA)
      , .HPROT
                  (HPROT)
      ,.HWRITE (HWRITE)
,.HSIZE (HSIZE)
,.HBURST (HBURST)
                                                                                 `ifdef AMBA_APB3
, .PREADY (PREADY)
                                                                                  , .PSLVERR (PSLVERR)
      , .HWDATA (HWDATA)
, .HRDATA (HRDATA)
                                                                                  endif
                                                                                  `ifdef AMBA_APB4
      , .HRESP (HRESP)
, .HREADYin (HREADYin)
                                                                                  , .PPROT
                                                                                              (PPROT)
                                                                                   .PSTRB (PSTRB)
      , .HREADYout (HREADYout)
                                                                                  endif
                                                                                  , .CLOCK_RATIO(CLOCK_RATIO)
Copyright © 2013-2017 by Ando Ki
                                                             AHB BFM FILE ( 6 )
```

```
AHB2APB: module
  apb_decoder_s3 #(3, P_PSEL0_START, P_PSEL0_SIZE, P_PSEL1_START, P_PSEL1_SIZE, P_PSEL2_START, P_PSEL2_SIZE)
          Uapb_decoder (
              .PSELin(PSEL),
               .PADDR( PADDR), .PSELout1(PSEL0), .PSELout2(PSEL1),
                         .PSELout3(PSEL2)
  always @ (_psel or PRDATA0 or PRDATA1 or PRDATA2) begin
   case(_psel)
3'b001: PRDATA = PRDATA0;
    3'b010: PRDATA = PRDATA1;
    3'b100: PRDATA = PRDATA2;
    default: PRDATA = 32'b0;
                                                                always @ (_psel or PSLVERR0 or PSLVERR1 or PSLVERR2 ) begin
   endcase
                                                                  case(_psel)
3'b001: PSLVERR = PSLVERR0;
   end
                                                                   3'b010: PSLVERR = PSLVERR1;
3'b100: PSLVERR = PSLVERR2;
   ifdef AMBA_APB3
  always @ (_psel or
PREADY0 or PREADY1 or PREADY2 ) begin
                                                                   default: PSLVERR = 1'b0
                                                                  endcase
   case( psel)
    3'b001: PREADY = PREADY0;
                                                                 end
                                                                  endif
    3'b010: PREADY = PREADY1;
3'b100: PREADY = PREADY2;
    default: PREADY = 1'b1;
   endcase
   end
Copyright © 2013-2017 by Ando Ki
                                                                AHB BFM FILE (7)
```

```
AHB2APB controller module
  `timescale 1ns/1ns
 module ahb_to_apb_controller ( input wire HRESETn
      input wire
                       HCLK
     , input wire
                       HSEL
     , input wire [31:0] HADDR
     , input wire [1:0] HTRANS
     , input wire [ 3:0] HPROT
, input wire HWRITE
     , input wire HWRITI
, input wire [ 2:0] HSIZE
     , input wire [2:0] HBURST
, input wire [31:0] HWDATA
     , output reg [31:0] HRDATA
     , output reg [1:0] HRESP
, input wire HREADYin
     , output reg
                        HREADYout
                                                                           `ifdef AMBA_APB4
      input wire
                       PCLK
                       PRESETn
                                                                          , output wire [ 2:0] PPROT
     , input wire
                                                                           output wire [3:0] PSTRB
    , suput reg PENABLE
, output wire [31:0] PADDR
, output wire PWRITE
, input wire
     , output reg
                        PSEL
                                                                           endif
                                                                          , input wire [ 1:0] CLOCK_RATIO // 0=1:1, 3=async
     , output wire [31:0] PWDATA
`ifdef AMBA_APB3
     , input wire
                       PREADY
                       PSLVERR
     , input wire
     `endif
Copyright © 2013-2017 by Ando Ki
                                                                      AHB BFM FILE (8)
```

```
AHB2APB controller module
    `ifndef AMBA_APB3
   wire PREADY = 1'b1;
   wire
          PSLVERR = 1'b0;
    `endif
   `ifndef AMBA_APB4
   wire [ 2:0] PPROT;
wire [ 3:0] PSTRB;
   reg [31:0] tADDR ;
reg tWRITE;
                                                                            reg tACKsync, tACKsync0, tACKsync1; always @ (posedge HCLK or negedge HRESETn) begin
   reg [31:0] tWDATA;
   reg [31:0] tRDATA;
reg tREQ;
                                                                               if (HRESETn==0) begin
                                                                                 tACKsync0 <= 1'b0;
tACKsync1 <= 1'b0;
              tACK
   reg
             tERROR:
                                                                                end else begin
   reg [ 2:0] tPROT ;
                                                                                 tACKsync0 <= tACK;
tACKsync1 <= tACKsync0;
   reg [ 3:0] tSTRB
   assign PADDR = tADDR;
   assign PADDR = TADDR;
assign PWRITE = tWRITE;
assign PWDATA = tWDATA;
assign PPROT = tPROT;
assign PSTRB = tSTRB;
                                                                             end
                                                                            always @ (*) begin
case (CLOCK_RATIO)
                                                                               2'b00: tACKsync = tACK;
2'b01: tACKsync = tACKsync1;
                                                                                2'b10: tACKsync = tACKsync1;
                                                                               2'b11: tACKsync = tACKsync1;
                                                                               endcase
Copyright © 2013-2017 by Ando Ki
                                                                          AHB BFM FILE (9)
```

AHB DEAP B controller module #### Comparing STH_DILE = "h0, ### STH_WRITE0 = "h1, ### STH_WRITE0 = "h1, ### STH_WRITE1 = "h2, ### STH_READ0 = "h3, ### STH_WAIT = "h4; #### Washer = "h4; ### Washer

AHB2APB controller module


```
2'b10, 2'b11: begin
                                                                                                                                                           STH WRITE1: begin
                                                                                                                                                                            RITE1: begin
if (tACKsync) begin
tREQ <= 1'b0;
HRESP <= {1'b0,tERROR};
tADDR <= 32'b0;
tWDATA <= 32'b0;
tWRITE <= 1'b0;
if (CLOCK_RATIO==2'b00) begin
HREADYout <= 1'b1;
state <= STH_IDLE;
end else begin
state <= STH_WAIT;
end
                                         HREADYout <= 1'b0;
HRESP <= 2'b00; // HRESP_OKAY;
tADDR <= HADDR[31:0];
                                          tSTRB <= get_strb(HAD)
if (HWRITE) begin
state <= STH_WRITE0;
end else begin
tREQ <= 1'b1;
                                               state <= STH_READ0;
                                                                                                                                                                                  state
                           end // HTRANS_NONSEQ or HTRANS_SEQ
                                                                                                                                                                       end
end // STH_WRITE1
                      end // HTRANS_NONSEQ of HTRANS
endcase // HTRANS
end else begin// if (HSEL && HREADYin)
HREADYout <= 1'b1;
HRESP <= 2'b00; // HRESP_OKAY;
                                                                                                                                                                end // STH_WRITE1


STH_READ0: begin
   if (tACKsync) begin
   tREQ <= 1'b0;
   HRDATA <= tRDATA;
   HRESP <= {1'b0,tERROR};
   if (CLOCK_RATIO==2'b00) begin
   HREADYOUt <= 1'b1;
   state <= STH_IDLE;
   end else begin
   state <= STH_WAIT;
   end
                       end // STH_IDLE
                STH_WRITE0: begin
                      tWDATA <= HWDATA;
tREQ <= 1'b1;
state <= STH_WRITE1;
end // STH_WRITE0
                                                                                                                                                                                   end
                                                                                                                                                                       end
end // STH_READ0
Copyright © 2013-2017 by Ando Ki
                                                                                                                              AHB BFM FILE (11)
```


AHB2APB controller module


```
STH_WAIT: begin
            if (tACKsync==1'b0) begin
HREADYout <= 1'b1;
                                                                              reg [1:0] pstate;
localparam STP_IDLE = 2'h0,
               state <= STH_IDLE;
                                                                                      STP_SETUP = 2'h1,
                                                                                     STP_GO = 2'h2,
STP_WAIT = 2'h3;
            end
            end // STH WAIT
        endcase // state
      end // if (HRESETn==0)
                                                                               always @ (posedge PCLK or negedge PRESETn) begin
                                                                                if (PRESETn==0) begin
PSEL <= 1'b0;
   end // always
                                                                                    PENABLE <= 1'b0;
             tREQsync, tREQsync0, tREQsync1;
                                                                                    tACK <= 1'b0;
tRDATA <= 32'b0;
   always @ (posedge PCLK or negedge PRESETn) begin if (PRESETn==0) begin
        tREQsync0 <= 1'b0;
                                                                                    tERROR <= 1'b0;
        tREQsync1 <= 1'b0;
                                                                                    pstate <= STP_IDLE;
                                                                                 end else begin
      end else begin
                                                                                    case (pstate)
        tREQsync0 <= tREQ;
                                                                                    STP_IDLE: begin
        tREQsync1 <= tREQsync0;
                                                                                      if (tREQsync) begin
PSEL <= 1'b1;
      end
   always @ (*) begin
case (CLOCK_RATIO)
                                                                                           pstate <= STP_SETUP;
                                                                                      end
      2'b00: tREQsync = tREQ;
                                                                                      end // STP_IDLE
                                                                                    STP_SETUP: begin
PENABLE <= 1'b1;
      2'b01: tREQsync = tREQsync1;
      2'b10: tREQsync = tREQsync1;
2'b11: tREQsync = tREQsync1;
                                                                                      pstate <= STP_GO;
      endcase
                                                                                       end // STP_SETUP
   end
                                                                  AHB BFM FILE (12)
Copyright © 2013-2017 by Ando Ki
```

```
AHB2APB controller module
        STP_GO: begin
if (PREADY) begin
PENABLE <= 1'b0;
                                                                                        function [3:0] get_strb;
input [1:0] add; // address offset
input [2:0] size; // transfer size
               PSEL <= 1'b0;
tACK <= 1'b1;
                                                                                            reg [3:0] be;
               tRDATA <= PRDATA;
                                                                                            begin
              tERROR <= PSLVERR;
pstate <= STP_WAIT;
                                                                                              case ({size,add})
`ifdef ENDIAN_BIG
             end // STP_GO
                                                                                                  `else // little-endian -- default
         STP_WAIT: begin
if (CLOCK_RATIO==2'b0) begin
                                                                                                 5'b010_00: be = 4'b1111; // word
5'b001_00: be = 4'b0011; // halfword
               tACK <= 1'b0;
pstate <= STP_IDLE;
                                                                                                 5'b001_10: be = 4'b1100; // halfword
                                                                                                 5'b000_00: be = 4'b0001; // byte
5'b000_01: be = 4'b0010; // byte
             end else begin
              if (tREQsync==1'b0) begin
tACK <= 1'b0;
pstate <= STP_IDLE;
                                                                                                 5'b000_10: be = 4'b0100; // byte
                                                                                                 5'b000_11: be = 4'b1000; // byte
                                                                                                  `endif
                                                                                                 default: begin
                                                                                                       be = 4'b0:
            end
            end // STP_WAIT
                                                                                                        end
                                                                                              endcase
      end // if (PRESETn==0)
                                                                                              get_strb = be;
   end // always @ (posedge PCLK or negedge PRESETn) begin
                                                                                           end
                                                                                         endfunction
                                                                                      endmodule
Copyright © 2013-2017 by Ando Ki
                                                                          AHB BFM FILE (13)
```









References

- MBA Specification, Rev 2.0, ARM Limited.
- SAHB-Lite Overview, ARM Limited, 2001.
- Multi-layer AHB Overview, ARM Limited, 2001.

Copyright © 2013-2017 by Ando Ki

AHB BFM FILE (19)