AMBA AXI

2014 - 2015 - 2016 - 2017

Ando Ki, Ph.D. (adki@future-ds.com)


Agenda

- Addressing options
- Data bus option
- Narrow transfer
- Byte invariance
- Unaligned transfers
- Fixed, incrementing and wrapping burst
- Wrapping bursts
- Responses
- Atomic access
- Atomic instructions
- Atomic lock accesses
- Atomic exclusive access
- Cache support
- Protection

- Write address channel
- Write data channel
- Write response channel
- All together for write
- Read address channel
- Read data channel
- All together for read
- Channel definition
- Channel dependency
- Handshake dependency
- Burst transfers
- Addressing options
- Transaction ordering
- ID scheme


Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (2)




Data bus option


- The write strobe signals, WSTRB, enable sparse data transfer on the write data bus. Each write strobe signal corresponds to one byte of the write data bus. When asserted, a write strobe indicates that the corresponding byte lane of the data bus contains valid information to be updated in memory.
- ™ There is one write strobe for each eight bits of the write data bus, so WSTRB[n] corresponds to WDATA[(8 × n) + 7: (8 × n)].
- The AXI protocol enables a master to use the low-order address lines to signal an unaligned start address for a burst.
 - The information on the low-order address lines must be consistent with the information contained on the byte lane strobes.



Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (4)







- Address invariance (byte invariance)
 - → When 4-byte data is read by big- or littleendian fashion.
 - The 4-byte are stored at the same address (invariant), but its significance varies depending on access size.

Addı	Memroy		
	(byte)	(LE)	(BE)
+3	dd	msb	Isb
+2	СС		
+1	bb		••
+0	aa	Isb	msb

Copyright © 2013-2017 by Ando Ki


ess Addr=+0	(LE)	(BE)	address
d 1 byte:	0xaa	0xaa	← preserved
d 2 byte:	0xbbaa	0xaabb	for 0xaa
d 4 byte:	0xddcc_bbaa	0xaabb_ccdd	
ess Addr=+1	(LE)	(BE)	address
d 1 byte:	0xbb	0xbb	← preserve
•			for 0xbb
ess Addr=+2	(LE)	(BE)	address
d 1 byte:	0xcc	0xcc	← preserve
d 2 byte:	0xddcc	0xccdd	for 0xcc
•			•
ess Addr=+3	(LE)	(BE)	address
d 1 byte:	0xdd	0xdd	← preserve

- Data invariance
 - → 32-bit data invariance (word invariance)
 - The datum of 32-bit word always the same value independent of endianness.
 - ◆ 16-bit data invariance (half-word) invariance).
 - a The datum of 16-bit word always the same value independent of endianness.
 - + This scheme makes it possible to intermix big- and little-endian system without any treatment.
 - However, accesses should keep its access size.
 - E.g., 32-bit data invariance only guarantees data-invariance for 32-bit wide data access.


http://stackoverflow.com/questions/21449/types-of-endianness

Byte invariance (Address invariance)

- Byte-invariant endianness means that a byte transfer to a given address passes the eight bits of data on the same data bus wires to the same address location.
 - ◆ AXI uses nonjustified-bus with little-endian scheme
 - → Most little-endian components can connect directly to a byte-invariant interface.
 - Components that support only big-endian transfers require a conversion function for byte-invariant operation.
 - The conversion function should provide byte-invariant (i.e., address invariant)





AXI to PLB component, where PLB uses big-endian





Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (8)











- BRESP[1:0] for write response of write
 - → a single response is signaled for the entire burst, and not for each data transfer within the
 - burst.
- RRESP[1:0] for read data of read transaction
 - → Each transfer has its own response.
- The OKAY response indicates:
 - the success of a normal access
 - the failure of an exclusive access
 - + an exclusive access to a slave that does not support exclusive access.
- The EXOKAY response indicates the success of an exclusive access
- **I** The DECERR response
 - ♦ Interconnect responds for accesses to unmapped locations.
- The SLVERR response includes
 - → FIFO/buffer overrun or under-run condition
 - unsupported transfer size attempted
 - write access attempted to read-only location
 - → timeout condition in the slave
 - access attempted to an address where no registers are present
 - access attempted to a disabled or powereddown function.



BRESP[1:0]	Response	Meaning
ь00	OKAY	Normal access okay indicates if a normal access has been successful. Can also indicate an exclusive access failure.
ь01	EXOKAY	Exclusive access okay indicates that either the read or write portion of an exclusive access has been successful.
ь10	SLVERR	Slave error is used when the access has reached the slave successfully, but the slave wishes to return an error condition to the originating master.
b11	DECERR	Decode error is generated typically by an interconnect component to indicate that there is no slave at the transaction address.

Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (13)

Atomic access


- Locked access (AXI 3 only)
 - → AXI slave guarantees that there will be no accesses with different transaction ID between locked read and locked write from the same transaction ID.
- Exclusive access (AXI 3 and AXI 4)
 - → AXI slave reports if there are any write accesses with different transaction ID between exclusive read and exclusive write from the same transaction ID.


Table 6-1 Atomic access encoding ARLOCK[1:0] AWLOCK[1:0] Access type ь00 Normal access ь01 Exclusive access b10 Locked access


Table 6-1 Atomic access encoding		RRESP[1:0] BRESP[1:0]	Response	Meaning
ARLOCK[1:0] AWLOCK[1:0]	Access type	ь00	OKAY	Normal access okay indicates if a normal access has been successful. Can also indicate an exclusive access failure.
b00	Normal access	b01	EXOKAY	Exclusive access okay indicates that either the read or write portion of an exclusive access has been successful.
ь01	Exclusive access	ь10	b10 SLVERR Slave error is used when the access has reached the slave successfully, but the sl wishes to return an error condition to the originating master.	
b10	Locked access			
b11	Reserved	ь11	DECERR	Decode error is generated typically by an interconnect component to indicate that there is no slave at the transaction address.
pyright © 2013	3-2017 by Ando Ki			Intro AMBA AXI (14)


Exclusive ERROR Exclusive OK


Intro AMBA AXI (14)














Protection


To support complex system designs, it is often necessary for both the interconnect and other devices in the system to provide protection against illegal transactions. The **AWPROT** or **ARPROT** signal gives three levels of access protection:


Copyright © 2013-2017 by Ando Ki


Intro AMBA AXI (21)


dynaliti


Write address channel ACLK AWinfo AWVALID AWREADY Valid-first Ready-controlled The AWREADY can be either high or low The master can assert the AWVALID only when it drives valid information (i.e., by default. address and control). → But, high is recommended in order to reduce transfer latency. ■ The AWVALID and AWinfor must remain Do not wait for AWREADY before asserted until the salve accepts these (i.e., AWREADY is asserted). asserting AWVALID in order to prevent a deadlock case. Copyright © 2013-2017 by Ando Ki Intro AMBA AXI (22)














Channel definition


- Read and write address channel
 - variable-length bursts, 1 to 16 data transfers pre burst
 - bursts with a transfer size of 8-1024 bits (1 to 128 bytes)
 - wrapping, incrementing, and nonincrementing bursts
 - atomic operations, using exclusive or locked accesses
 - system-level caching and buffering control
 - secure and privileged access
- Read data channel
 - data bus, can be 8, 16, 32, 64, 128, 256, 512, 1024 bits wide
 - a read response indicating the completion status of the read transaction

- Write data channel
 - the data bus, can be 8, 16, 32, 64, 128, 256, 512, 1024 bits wide
 - one byte lane strobe for every eight data bits
 - always treated as buffered, so that the master can perform write transactions without slave acknowledgement of previous write transactions
- Write response channel
 - all write transactions use completion signaling
 - The completing signal occurs once for each burst, not for each individual data transfer within the burst

Copyright © 2013-2017 by Ando Ki


Intro AMBA AXI (29)







- on the READY signals The VALID signal must not wait for any
- READY signal before driving it.
- → The READY signal can wait for assertion of the VALID signal.
- Guess what will happen.
 - Master waits for READY before driving VALID for something.
 - → While, slave also waits for VALID before driving READY for something.



•The single-headed arrow points to signal that can be asserted before or after the previous signal is asserted. (A→B: B를 구동할 수 있다, A를 기다리지 않고)

Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (31)


Handshake dependency

- The slave can wait for ARVALID to be asserted before it asserts ARREADY.
 - ◆ Meaning that ARREADY can be driven prior to ARVALID.
- The slave must wait for ARVALID and ARREADY to be asserted before it starts to return read data by asserting RVALID.
- The master can wait for RVALID to be asserted before it asserts RREADY.
 - → Meaning that RREADY can be driven prior to RVALID.
 - → The VALID signal must not wait for any READY signal before driving it.
- ARVALID RVALID ARREADY RREADY RVALID ARVALID ARREADY RREADY ARVALID RVALID RREADY ARREADY
- The single-headed arrow points to signal that can be asserted before or after the previous signal is asserted. (A→B: B를 구동할 수 있다, A를 기다리지 않고)
- The double-headed arrow points to signal that must be asserted only after assertion of the previous signal. (A=>>B: B를 구동하기에 앞서 A를 기다려야 한다.

Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (32)

Handshake dependency The master must not wait for the slave to WLAST BVALID AWVALID assert AWREADY or WREADY before WVALID asserting AWVALID or WVALID. AWREADY The slave can wait for AWVALID or WVALID, or both, before AWREADY. WLAST BVALID AWVALID WVALID The slave can wait for AWVALID or WVALID, or both, before asserting WREADY. AWREADY BREADY WLAST The slave must wait for both WVALID AWVALID WVALID BVALID and WREADY to be asserted before asserting BVALID. AWREADY BREADY In addition, the AXI4 protocol requires that the write response for all transactions must not be given until the AWVALID clock cycle after address acceptance. WREADY BREADY oynalith AWREADY Copyright © 2013-2017 by Ando Ki Intro AMBA AXI (33)




Ordering

- Write data with different AWIDs follow their address order.
- Responses to multiple writes with different IDs can be out-of-order from address order.
- Write interleaving
 - ♦ Interleaving rule
 - Data with different ID can be interleaved.
 - The order within a single burst is maintained
 - The order of first data needs to be the same with that of request
 - ◆ AXI4 does not support data interleaving
 - As a result, WID is not used.
 - But, all data-for-write should follow the same order of address arriving.

Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (35)

dynalith



Addressing options

- AXI is burst-based, i.e., all transaction can be seen as a burst that consists of a number of transfers.
- The address of a burst is the address of the first byte in the transfer.
 - The slave should calculate the address of subsequent transfers in the burst.
- The burst address must not cross 4Kbyte boundary.
 - not allowed crossing boundaries between slaves
 - A burst is only destined for a single slave.

- No early termination allowed
 - Master can disable further writes by deasserting all the strobes of the remaining transfers.
 - Master can discard further reads, but the remaining transfers should be completed.
 - Be careful to discard a read-sensitive device such as a FIFO.
- Additional limitations for AXI4
 - → Burst longer than 16 are only supported for the INCR burst type.
 - WRAP & FIXED burst types can be up to 16 burst length.
 - Exclusive access are not permitted to use a burst length greater than 16.


Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (37)




Transaction ordering


- For each channel, each information is tagged with <u>transaction identification</u> (ID tag) in order to find corresponding information.
 - ♦ Write transaction: AWID[n:0], WID[n:0], BID[n:0]
 - ◆ Read transaction: ARID[n:0], RID[n:0]
 - ◆ Where n is implementation-specific
- Multi-master system should use additional ID tag to ensure that ID from all masters are unique.
- Multiple virtual masters can be possible by adopting sub-field tag ID.
 - A port of master interface can act as a multiple master.




Copyright © 2013-2017 by Ando Ki

Intro AMBA AXI (38)







References

- MBA® AXI Protocol v1.0 Specification, IHI 0022B, ARM Limited, 2004.
- MBA® AXI Protocol Version: 2.0 Specification, IHI 0022C (ID030510), ARM Limited, 2010.
- MBA® AXI and ACE Protocol Specification, IHI 0022D (ID102711), ARM Limited, 2011. (AXI3, AXI3, and AXI4-Lite, ACE and ACE-Lite)
- MBA® 4 AXI4-Stream Protocol Version: 1.0 Specification, IHI 0051A (ID030510), ARM Limited, 2010.

Copyright © 2013-2017 by Ando Ki Intro AMBA AXI (42)