
AMBA AHB BFM Design

2013 - 2017

Ando Ki (adki@future-ds.com)


General form of hardware test/verification




- A test-bench is a layer of code that is created to apply input patterns (stimulus) to the DUT (design under test) and to determine whether the DUT produces the outputs expected.
- A test-vector is a set of values for all the expected input ports (stimuli) and expected values for the output ports of a module under test.
- A test-bench that is created to apply inputs, sample the outputs of the DUT, and compare the outputs with the expected (golden) results is called a self-checking test-bench.


Copyright © 2013-2017 by Ando Ki

AHB BFM (2)





```
AHB BFM: module
 `timescale 1ns/1ns
module bfm_ahb #(parameter START_ADDR=0
             , DEPTH_IN_BYTES=32'h100
             , END_ADDR=START_ADDR+DEPTH_IN_BYTES-1)
                                                                          specify test range
                 HRESETn
                HCLK
   , input wire
   , output reg
                HBUSREQ
                HGRANT
   , input wire
  , output reg [31:0] HADDR
   , output reg [3:0] HPROT
   , output reg
                HLOCK
   , output reg [1:0] HTRANS
  , output reg HWRITE
   , output reg [2:0] HSIZE
   , output reg [2:0] HBURST
   , output reg [31:0] HWDATA
  , input wire [31:0] HRDATA
   , input wire [1:0] HRESP
   , input wire HREADY
   , input wire
               IRQ
Copyright © 2013-2017 by Ando Ki
                                                   AHB BFM (5)
```





```
AHB BFM: scenario
   // Test scenario comes here.
   task memory_test;
       input [31:0] start; // start address
input [31:0] finish; // end address
input [2:0] size; // data size: 1, 2, 4
       integer i, error;
       reg [31:0] data, gen, got;
reg [31:0] reposit[START_ADDR:END_ADDR];
       begin $display("%m: read-after-write test with %d-byte access", size);
                                                                                                                       single read-after-write
          gen = $random(7);
for (i=start; i<(finish-size+1); i=i+size) begin
              gen = $random&~32'b0;
             data = align(i, gen, size);
ahb_write(i, size, data);
              ahb_read(i, size, got);
             got = align(i, got, size);
if (got!==data) begin
                $display("[%10d] %m A:%x D:%x, but %x expected", $time, i, got, data);
               error = error+1;
             end
           end
          if (error==0)
               $display("[%10d] %m OK: from %x to %x", $time, start, finish);
Copyright © 2013-2017 by Ando Ki
                                                                             AHB BFM (7)
```


```
AHB BFM: scenario
          $display("%m read-all-after-write-all with %d-byte access", size);
                                                                                                                  single read-all after write-all
          error = 0;
gen = $random(1);
          for (i=start; i<(finish-size+1); i=i+size) begin
             gen = {$random} & ~32'b0;
data = align(i, gen, size);
             reposit[i] = data;
             ahb_write(i, size, data);
          end
          for (i=start; i<(finish-size+1); i=i+size) begin
             data = reposit[i];
ahb_read(i, size, got);
             got = align(i, got, size);
             string(); string(); if (got!==data) begin $display("[%10d] %m A:%x D:%x, but %x expected", $time, i, got, data); error = error+1;
             end
          end
          if (error==0)
               $display("[%10d] %m OK: from %x to %x", $time, start, finish);
       end
   endtask
Copyright © 2013-2017 by Ando Ki
                                                                          AHB BFM (8)
```

```
AHB BFM: scenario
 task memory_test_burst;
input [31:0] start; // start address
       input [31:0] finish; // end address
       input [7:0] leng; // burst length
integer i, j, k, r, error;
reg [31:0] data, gen, got;
       reg [31:0] reposit[0:1023];
       integer seed;
begin
        $display("%m: read-all-after-write-all burst test with %d-beat access", leng);
        error = 0;
seed = 111;
        gen = $random(seed);
         \dot{k} = 0;
        if (finish>(start+leng*4)) begin
          for (i=start; i<(finish-(leng*4)+1); i=i+leng*4) begin
             for (j=0; j<leng; j=j+1) begin data_burst[j] = $random;
                                                                                                           write part of read-all after write-all
                reposit[j+k*leng] = data_burst[j];
              end
              @ (posedge HCLK);
              ahb_write_burst(i, leng);
             k = k+1;
          end
Copyright © 2013-2017 by Ando Ki
                                                                           AHB BFM (9)
```

```
AHB BFM: scenario
          gen = $random(seed);
          for (i=start; i<(finish-(leng*4)+1); i=i+leng*4) begin
@ (posedge HCLK);
             ahb_read_burst(i, leng);
                                                                                                 read and check part of read-all after write-all
             for (j=0; j<leng; j=j+1) begin
if (data_burst[j] != reposit[j+k*leng]) begin
                  error = error+1;
$display("%m A=%hh D=%hh, but %hh expected",
                       i+j*leng, data_burst[j], reposit[j+k*leng]);
             end
k = k+1;
             r = $random&8'h0F;
             repeat (r) @ (posedge HCLK);
          end
             $display("%m %d-length burst read-after-write OK: from %hh to %hh", leng, start, finish);
        end else begin
$display("%m %d-length burst read-after-write from %hh to %hh ???",
                    leng, start, finish);
      end
    endtask
Copyright © 2013-2017 by Ando Ki
                                                                      AHB BFM (10)
```








```
AHB BFM: test-bench
 bfm_ahb #(.START_ADDR(0),.DEPTH_IN_BYTES(32'h100))
   u_bfm_ahb (
       .HRESETn (HRESETn)
,.HCLK (HCLK )
,.HBUSREQ (HBUSREQ)
       , HIGGALE (HIGGANT)
, HADDR (HADDR)
, HPROT (HPROT)
, HLOCK (HLOCK)
, HTRANS (HTRANS)
, HWRITE (HWRITE)
       , .HSIZE (HSIZE )
, .HBURST (HBURST)
, .HWDATA (HWDATA)
                                                                           mem_ahb #(.SIZE_IN_BYTES(SIZE_IN_BYTES),.DELAY(DELAY))
       , .HRDATA (HRDATA)
, .HRESP (HRESP)
, .HREADY (HREADY)
                                                                            u_mem_ahb (
                                                                                 .HRESETn (HRESETn)
                                                                               , .HCLK
, .HSEL
                                                                                              (HCLK )
(HSEL )
       , .IRQ
                  (1'b0 )
                                                                                 .HADDR
                                                                                               (HADDR )
   );
                                                                                 .HTRANS (HTRANS)
.HWRITE (HWRITE)
                                                                                , .HTRANS
                                                                               , .HSIZE (HSIZE )
, .HBURST (HBURST)
                                                                                 .HWDATA (HWDATA)
.HRDATA (HRDATA)
                                                                               , .HRESP (HRESP)
, .HREADYin (HREADY)
, .HREADYout (HREADY)
Copyright © 2013-2017 by Ando Ki
                                                                                 AHB BFM (14)
```


AHB BFM: test-bench localparam CLK_FREQ=`CLK_FREQ; localparam CLK_PERIOD_HALF=1000000000/(CLK_FREQ*2); "always #CLK_PERIOD_HALF HCLK <= ~HCLK; real stamp_x, stamp_y, delta; initial begin HRESETn <= 1'b0; repeat (5) @ (posedge HCLK); `ifdef RIGOR @ (posedge HCLK); @ (posedge HCLK); stamp_x = \$time; @ (posedge HCLK); stamp_y = \$time; delta = stamp_y - stamp_x; @ (negedge HCLK); \$display("%m HCLK %f nsec %f Mhz", delta, 1000.0/delta); repeat (5) @ (posedge HCLK); HRESETn <= 1'b1; end ifdef VCD initial begin \$dumpfile("wave.vcd"); \$dumpvars(0); `endif endmodule Copyright © 2013-2017 by Ando Ki AHB BFM (15)


```
AHB MEMORY
 module mem_ahb #(parameter SIZE_IN_BYTES=1024
                     , DELAY=0
                      , INIT=0)
      input wire
                            HRESETn
     , input wire , input wire
                            HCLK
                            HSEL
    , input wire [31:0] HADDR
, input wire [1:0] HTRANS
, input wire HWRITE
     , input wire
     , input wire [2:0] HSIZE
    , input wire [2:0] HBURST, input wire [31:0] HWDATA, output reg [31:0] HRDATA, output wire [1:0] HRESP, input wire HREADVin
     , output reg
                             HREADYout
   assign HRESP = 2'b00;
   localparam ADD_WIDTH = clogb2(SIZE_IN_BYTES);
localparam NUM_WORDS = SIZE_IN_BYTES/4;
   reg [31:0] mem[0:NUM_WORDS-1];
reg [ADD_WIDTH-1:0] T_ADDR, T_ADDRw;
                      T_DATA;
T_BE, T_BE_D;
T_WR, T_WR_D;
    reg [31:0]
    reg [3:0]
   req
                      T_ENABLED = HSEL && HREADYin && HTRANS[1];
Copyright © 2013-2017 by Ando Ki
                                                                               AHB BFM (16)
```


AHB MEMORY reg [5:0] count; reg state; localparam IDLE = 0, WAIT = 1;always @ (posedge HCLK or negedge HRESETn) begin if (HRESETn==0) begin HREADYout <= 1'b1; count <= 'h0; state <= IDLE; end else begin case (state) IDLE: begin if (T_ENABLED&&(DELAY!=0)) begin HREADYout <= 1'b0; count <= 'h1; state <= WAIT; end end WAIT: begin HREADYout <= 1'b1; count <= 'h0; state <= IDLE; end else begin count <= count + 1; end end endcase AHB BFM (18) Copyright © 2013-2017 by Ando Ki

AHB MEMORY function integer clogb2; input [31:0] value; reg [31:0] tmp, rt; tmp = value - 1; for (rt=0; tmp>0; rt=rt+1) tmp=tmp>>1; clogb2 = rt; end endfunction // synthesis translate_off integer xxy; initial begin if (INIT) begin for (xxy=0; xxy<NUM_WORDS; xxy=xxy+1) begin mem[xxy] = xxy; end end // synthesis translate_on endmodule Copyright © 2013-2017 by Ando Ki AHB BFM (20)









Example: AHB BFM task-based case

- This example shows how to use BFM with tasks
 - → Step 1: go to your project directory
 - [user@host] cd \$(PROJECT)/codes/bfm_ahb_task
 - → Step 2: see the codes
 - [user@host] cd \$(PROJECT)/codes/bfm_ahb_task/desing/verilog
 - → Step 3: compile and run
 - [user@host] cd \$(PROJECT)/codes/bfm_ahb_task/sim/modelsim
 - [user@host] make
 - ◆ Step 4: waveform view
 - [user@host] gtkwave wave.vcd &

[user@host] cd \$(PROJECT)/codes/bfm_ahb_task/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd &

Copyright © 2013-2017 by Ando Ki

AHB BFM (25)

Issues and quiz

- Wrapping cases
- Non-OK response cases
- Early-termination cases

Copyright © 2013-2017 by Ando Ki

AHB BFM (26)

References

- MBA Specification, Rev 2.0, ARM Limited.
- SAHB-Lite Overview, ARM Limited, 2001.
- Multi-layer AHB Overview, ARM Limited, 2001.

Copyright © 2013-2017 by Ando Ki

AHB BFM (27)