GigaDevice Semiconductor Inc.

GD32F105xx Arm[®] Cortex[®]-M3 32-bit MCU

Datasheet



Table of Contents

| Table | of Contents | 1 |
|---------|---|----|
| List of | Figures | 4 |
| List of | Tables | 5 |
| 1. Ge | eneral description | 7 |
| 2. De | evice overview | 8 |
| 2.1. | Device information | 8 |
| 2.2. | Block diagram | 11 |
| 2.3. | Pinouts and pin assignment | 12 |
| 2.4. | Memory map | 15 |
| 2.5. | Clock tree | 19 |
| 2.6. | Pin definitions | 20 |
| 2.6 | .1. GD32F105Zx LQFP144 pin definitions | 20 |
| 2.6 | | |
| 2.6 | .3. GD32F105Rx LQFP64 pin definitions | 36 |
| 3. Fu | nctional description | 40 |
| 3.1. | Arm® Cortex®-M3 core | 40 |
| 3.2. | On-chip memory | 40 |
| 3.3. | Clock, reset and supply management | 41 |
| 3.4. | Boot modes | 41 |
| 3.5. | Power saving modes | 42 |
| 3.6. | Analog to digital converter (ADC) | 42 |
| 3.7. | Digital to analog converter (DAC) | 43 |
| 3.8. | DMA | 43 |
| 3.9. | General-purpose inputs/outputs (GPIOs) | 43 |
| 3.10. | Timers and PWM generation | 44 |
| 3.11. | Real time clock (RTC) | 45 |
| 3.12. | Inter-integrated circuit (I2C) | 45 |
| 3.13. | Serial peripheral interface (SPI) | 46 |
| 3.14. | Universal synchronous asynchronous receiver transmitter (USART) | 46 |
| 3.15. | Inter-IC sound (I2S) | 46 |



| aigabe | GD32F 103XX DataShe | C |
|--------|---|----|
| 3.16. | Universal serial bus full-speed (USBFS) | 47 |
| 3.17. | Controller area network (CAN) | 47 |
| 3.18. | External memory controller (EXMC) | 47 |
| 3.19. | Debug mode | 48 |
| 3.20. | Package and operation temperature | 48 |
| 4. El | ectrical characteristics | 49 |
| 4.1. | Absolute maximum ratings | 49 |
| 4.2. | Operating conditions characteristics | 49 |
| 4.3. | Power consumption | 51 |
| 4.4. | EMC characteristics | 55 |
| 4.5. | Power supply supervisor characteristics | 55 |
| 4.6. | Electrical sensitivity | 56 |
| 4.7. | External clock characteristics | 57 |
| 4.8. | Internal clock characteristics | 59 |
| 4.9. | PLL characteristics | 59 |
| 4.10. | Memory characteristics | 60 |
| 4.11. | NRST pin characteristics | 61 |
| 4.12. | GPIO characteristics | 61 |
| 4.13. | ADC characteristics | 63 |
| 4.14. | Temperature sensor characteristics | 64 |
| 4.15. | DAC characteristics | 65 |
| 4.16. | I2C characteristics | 66 |
| 4.17. | SPI characteristics | 67 |
| 4.18. | I2S characteristics | 68 |
| 4.19. | USART characteristics | 70 |
| 4.20. | CAN characteristics | 70 |
| 4.21. | USBFS characteristics | 70 |
| 4.22. | EXMC characteristics | 71 |
| 4.23. | TIMER characteristics | 73 |
| 4.24. | WDGT characteristics | 73 |
| 4.25. | Parameter conditions | 74 |





| algabetica | ODSZI TOSKA Dalasnieci |
|---|------------------------|
| 5. Package information | 75 |
| 5.1. LQFP144 package outline dimensions | 75 |
| 5.2. LQFP100 package outline dimensions | 77 |
| 5.3. LQFP64 package outline dimensions | 79 |
| 5.4. Thermal characteristics | 81 |
| 6. Ordering information | 83 |
| 7. Revision history | 84 |



List of Figures

| Figure 2-1. GD32F105xx block diagram | 11 |
|---|----|
| Figure 2-2. GD32F105Zx LQFP144 pinouts | 12 |
| Figure 2-3. GD32F105Vx LQFP100 pinouts | 13 |
| Figure 2-4. GD32F105Rx LQFP64 pinouts | 14 |
| Figure 2-5. GD32F105xx clock tree | 19 |
| Figure 4-1. Recommended power supply decoupling capacitors ^{(1) (2)} | 50 |
| Figure 4-2. Typical supply current consumption in Run mode | 54 |
| Figure 4-3. Typical supply current consumption in Sleep mode | 55 |
| Figure 4-4. Recommended external NRST pin circuit ⁽¹⁾ | 61 |
| Figure 4-5. I/O port AC characteristics definition | 63 |
| Figure 4-6. I2C bus timing diagram | 67 |
| Figure 4-7. SPI timing diagram - master mode | 68 |
| Figure 4-8. SPI timing diagram - slave mode | 68 |
| Figure 4-9. I2S timing diagram - master mode | 69 |
| Figure 4-10. I2S timing diagram - slave mode | 70 |
| Figure 4-11. USBFS timings: definition of data signal rise and fall time | 71 |
| Figure 5-1. LQFP144 package outline | 75 |
| Figure 5-2. LQFP144 recommended footprint | 76 |
| Figure 5-3. LQFP100 package outline | 77 |
| Figure 5-4. LQFP100 recommended footprint | 78 |
| Figure 5-5. LQFP64 package outline | 79 |
| Figure 5-6. LQFP64 recommended footprint | 80 |



List of Tables

| Table 2-1. GD32F105xx devices features and peripheral list | 8 |
|--|---------------|
| Table 2-2. GD32F105xx devices features and peripheral list (continued) | 10 |
| Table 2-3. GD32F105xx memory map | 15 |
| Table 2-4. GD32F105Zx LQFP144 pin definitions | 20 |
| Table 2-5. GD32F105Vx LQFP100 pin definitions | 29 |
| Table 2-6. GD32F105Rx LQFP64 pin definitions | 36 |
| Table 4-1. Absolute maximum ratings ⁽¹⁾⁽⁴⁾ | 49 |
| Table 4-2. DC operating conditions | 49 |
| Table 4-3. Clock frequency ⁽¹⁾ | 50 |
| Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾ | 50 |
| Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾ | 50 |
| Table 4-6. Power saving mode wakeup timings characteristics(1)(2) | 50 |
| Table 4-7. Power consumption characteristics ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾ | 51 |
| Table 4-8. EMS characteristics ⁽¹⁾ | 55 |
| Table 4-9. Power supply supervisor characteristics | 55 |
| Table 4-10. ESD characteristics ⁽¹⁾ | |
| Table 4-11. Static latch-up characteristics ⁽¹⁾ | 57 |
| Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics | s . 57 |
| Table 4-13. High speed external clock characteristics (HXTAL in bypass mode) | 57 |
| Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics | 58 |
| Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode) | 58 |
| Table 4-16. High speed internal clock (IRC8M) characteristics | 59 |
| Table 4-17. Low speed internal clock (IRC40K) characteristics | 59 |
| Table 4-18. PLL characteristics | 59 |
| Table 4-19. PLL1 characteristics | 60 |
| Table 4-20. PLL2 characteristics | 60 |
| Table 4-21. Flash memory characteristics | 60 |
| Table 4-22. NRST pin characteristics | 61 |
| Table 4-23. I/O port DC characteristics ^{(1) (3)} | 61 |
| Table 4-24. I/O port AC characteristics ⁽¹⁾⁽²⁾⁽⁴⁾ | 63 |
| Table 4-25. ADC characteristics | 63 |
| Table 4-26. ADC R _{AIN max} for f _{ADC} = 14 MHz | 64 |
| Table 4-27. Temperature sensor characteristics ⁽¹⁾ | 64 |
| Table 4-28. DAC characteristics | 65 |
| Table 4-29. I2C characteristics ^{(1) (2)} | 66 |
| Table 4-30. Standard SPI characteristics ⁽¹⁾ | |
| Table 4-31. I2S characteristics ⁽¹⁾⁽²⁾ | 68 |
| Table 4-32. USART characteristics ⁽¹⁾ | 70 |
| Table 4-33. USBFS start up time | 70 |
| Table 4-34, USBFS DC electrical characteristics | 70 |



GD32F105xx Datasheet

| Table 4-35. USBFS electrical characteristics ⁽¹⁾ | 71 |
|--|----|
| Table 4-36. Synchronous multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾ | 71 |
| Table 4-37. Synchronous multiplexed PSRAM write timings(1)(2)(3) | 72 |
| Table 4-38. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3) | 72 |
| Table 4-39. Synchronous non-multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾ | 73 |
| Table 4-40. TIMER characteristics ⁽¹⁾ | 73 |
| Table 4-41. FWDGT min/max timeout period at 40 kHz (IRC40K) ⁽¹⁾ | 73 |
| Table 4-42. WWDGT min-max timeout value at 54 MHz (f _{PCLK1}) ⁽¹⁾ | 74 |
| Table 5-1. LQFP144 package dimensions | 75 |
| Table 5-2. LQFP100 package dimensions | 77 |
| Table 5-3. LQFP64 package dimensions | 79 |
| Table 5-4. Package thermal characteristics ⁽¹⁾ | 81 |
| Table 6-1. Part ordering code for GD32F105xx devices | 83 |
| Table 7-1. Revision history | 84 |



1. General description

The GD32F105xx device belongs to the connectivity line of GD32 MCU Family. It is a 32-bit general-purpose microcontroller based on the Arm® Cortex®-M3 RISC core with enhanced connectivity performance and best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F105xx device incorporates the Arm® Cortex®-M3 32-bit processor core operating at 108 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 1 MB on-chip Flash memory and up to 96 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to two 12-bit ADCs, up to two 12-bit DACs, up to four general-purpose 16-bit timers, two basic timers plus one PWM advanced-control timer, as well as standard and advanced communication interfaces: up to three SPIs, two I²Cs, three USARTs, two UARTs, two I²Ss, two CANs, an USBFS.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F105xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, power monitor and alarm systems, consumer and handheld equipment, POS, vehicle GPS, LED display and so on.



2. Device overview

2.1. Device information

Table 2-1. GD32F105xx devices features and peripheral list

| | | GD32F105xx | | | | | | | | | |
|--------------|------------------------|------------|---------|---------|---------|---------|---------|---------|---------|---------|--|
| P | art Number | R8 | RB | RC | RD | RE | RF | RG | V8 | VB | |
| | Code Area (KB) | 64 | 128 | 256 | 256 | 256 | 256 | 256 | 64 | 128 | |
| Flash | Data Area (KB) | 0 | 0 | 0 | 128 | 256 | 512 | 768 | 0 | 0 | |
| | Total (KB) | 64 | 128 | 256 | 384 | 512 | 768 | 1024 | 64 | 128 | |
| 5 | SRAM (KB) | 64 | 64 | 96 | 96 | 96 | 96 | 96 | 64 | 64 | |
| | GPTM(16 bit) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | |
| | Advanced TM(16 bit) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| Timers | SysTick | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| Tir | Basic TM(16 bit) | 2 (5-6) | 2 (5-6) | 2 (5-6) | 2 | 2 (5-6) | 2 | 2 (5-6) | 2 (5-6) | 2 | |
| | Watchdog | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| | RTC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | U(S)ART | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | |
| | I2C | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| ctivity | SPI | 3 (0-2) | 3 | 3 (0-2) | 3 | 3 | 3 | 3 | 3 | 3 (0-2) | |
| Connectivity | 128 | 2 (1-2) | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 (1-2) | |
| | CAN 2.0B | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| | USBFS | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | GPIO | 51 | 51 | 51 | 51 | 51 | 51 | 51 | 80 | 80 | |
| | EXMC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| | EXTI | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | |
| ပ | Units | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| ADC | Channels | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | |



GD32F105xx Datasheet

| Dani Namalan | | | | GD | 32F105 | хх | | | |
|--------------|----------------|----|----|----|--------|----|----|----|----|
| Part Number | R8 | RB | RC | RD | RE | RF | RG | V8 | VB |
| DAC | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| Package | LQFP64 LQFP100 | | | | | | | | |




Table 2-2. GD32F105xx devices features and peripheral list (continued)

| Table 2-2. GD32F | | GD32F105xx | | | | | | | | | | |
|------------------|---------------------|---------------------|---------|---------|---------|---------|---------|---------|---------|---------|---------|--|
| Р | art Number | VC | VD | VE | VF | VG | ZC | ZD | ZE | ZF | ZG | |
| | Code Area (KB) | 256 | 256 | 256 | 256 | 256 | 256 | 256 | 256 | 256 | 256 | |
| Flash | Data Area (KB) | 0 | 128 | 256 | 512 | 768 | 0 | 128 | 256 | 512 | 768 | |
| | Total (KB) | 256 | 384 | 512 | 768 | 1024 | 256 | 384 | 512 | 768 | 1024 | |
| 9 | SRAM (KB) | 96 | 96 | 96 | 96 | 96 | 96 | 96 | 96 | 96 | 96 | |
| | GPTM(16 bit) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | 4 (1-4) | |
| | Advanced TM(16 bit) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| Timers | SysTick | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| Tin | Basic TM(16 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| | bit) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6) | (5-6) | |
| | Watchdog | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| | RTC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | U(S)ART | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | |
| | I2C | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| tivity | SPI | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | |
| Connectivity | I2S | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| | CAN 2.0B | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| | USBFS | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | GPIO | 80 | 80 | 80 | 80 | 80 | 112 | 112 | 112 | 112 | 112 | |
| | EXMC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | EXTI | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | |
| ပ္ | Units | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| ADC | Channels | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | |
| | DAC | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| | Package | age LQFP100 LQFP144 | | | | | | | | | | |



2.2. Block diagram

Figure 2-1. GD32F105xx block diagram





2.3. Pinouts and pin assignment

Figure 2-2. GD32F105Zx LQFP144 pinouts






Figure 2-3. GD32F105Vx LQFP100 pinouts







Figure 2-4. GD32F105Rx LQFP64 pinouts






2.4. Memory map


Table 2-3. GD32F105xx memory map

| Pre-defined Regions | Bus | Address | Peripherals |
|------------------------|-----|---------------------------|-------------------------|
| External device | | 0xA000 0000 - 0xA000 0FFF | EXMC - SWREG |
| | | 0x9000 0000 - 0x9FFF FFFF | EXMC - PC CARD |
| | AHB | 0x7000 0000 - 0x8FFF FFFF | EXMC - NAND |
| External RAM | | 0x6000 0000 - 0x6FFF FFFF | EXMC - NOR/PSRAM/SRA |
| | | 0.45000 0000 0.45003 EEEE | M |
| | | 0x5000 0000 - 0x5003 FFF | USBFS |
| | | 0x4008 0000 - 0x4FFF FFFF | Reserved |
| | | 0x4004 0000 - 0x4007 FFFF | Reserved |
| | | 0x4002 BC00 - 0x4003 FFFF | Reserved |
| | | 0x4002 B000 - 0x4002 BBFF | Reserved |
| | | 0x4002 A000 - 0x4002 AFFF | Reserved |
| | | 0x4002 8000 - 0x4002 9FFF | Reserved |
| | | 0x4002 6800 - 0x4002 7FFF | Reserved |
| | | 0x4002 6400 - 0x4002 67FF | Reserved |
| | | 0x4002 6000 - 0x4002 63FF | Reserved |
| | | 0x4002 5000 - 0x4002 5FFF | Reserved |
| | | 0x4002 4000 - 0x4002 4FFF | Reserved |
| | | 0x4002 3C00 - 0x4002 3FFF | Reserved |
| | | 0x4002 3800 - 0x4002 3BFF | Reserved |
| Peripheral | AHB | 0x4002 3400 - 0x4002 37FF | Reserved |
| | | 0x4002 3000 - 0x4002 33FF | CRC |
| | | 0x4002 2C00 - 0x4002 2FFF | Reserved |
| | | 0x4002 2800 - 0x4002 2BFF | Reserved |
| | | 0x4002 2400 - 0x4002 27FF | Reserved |
| | | 0x4002 2000 - 0x4002 23FF | FMC |
| | | 0x4002 1C00 - 0x4002 1FFF | Reserved |
| | | 0x4002 1800 - 0x4002 1BFF | Reserved |
| | | 0x4002 1400 - 0x4002 17FF | Reserved |
| | | 0x4002 1000 - 0x4002 13FF | RCU |
| | | 0x4002 0C00 - 0x4002 0FFF | Reserved |
| | | 0x4002 0800 - 0x4002 0BFF | Reserved |
| | | 0x4002 0400 - 0x4002 07FF | DMA1 |
| | | 0x4002 0000 - 0x4002 03FF | DMA0 |
| | | 0x4001 8400 - 0x4001 FFFF | Reserved |
| | | 0X4001 0400 - 0X4001 FFFF | reserved |





| | | | ODOZI TOOXX I |
|------------------------|------|---------------------------|---------------|
| Pre-defined Regions | Bus | Address | Peripherals |
| | | 0x4001 8000 - 0x4001 83FF | Reserved |
| | | 0x4001 7C00 - 0x4001 7FFF | Reserved |
| | | 0x4001 7800 - 0x4001 7BFF | Reserved |
| | | 0x4001 7400 - 0x4001 77FF | Reserved |
| | | 0x4001 7000 - 0x4001 73FF | Reserved |
| | | 0x4001 6C00 - 0x4001 6FFF | Reserved |
| | | 0x4001 6800 - 0x4001 6BFF | Reserved |
| | | 0x4001 5C00 - 0x4001 67FF | Reserved |
| | | 0x4001 5800 - 0x4001 5BFF | Reserved |
| | | 0x4001 5400 - 0x4001 57FF | Reserved |
| | | 0x4001 5000 - 0x4001 53FF | Reserved |
| | | 0x4001 4C00 - 0x4001 4FFF | Reserved |
| | | 0x4001 4800 - 0x4001 4BFF | Reserved |
| | | 0x4001 4400 - 0x4001 47FF | Reserved |
| | | 0x4001 4000 - 0x4001 43FF | Reserved |
| | APB2 | 0x4001 3C00 - 0x4001 3FFF | Reserved |
| | APD2 | 0x4001 3800 - 0x4001 3BFF | USART0 |
| | | 0x4001 3400 - 0x4001 37FF | Reserved |
| | | 0x4001 3000 - 0x4001 33FF | SPI0 |
| | | 0x4001 2C00 - 0x4001 2FFF | TIMER0 |
| | | 0x4001 2800 - 0x4001 2BFF | ADC1 |
| | | 0x4001 2400 - 0x4001 27FF | ADC0 |
| | | 0x4001 2000 - 0x4001 23FF | GPIOG |
| | | 0x4001 1C00 - 0x4001 1FFF | GPIOF |
| | | 0x4001 1800 - 0x4001 1BFF | GPIOE |
| | | 0x4001 1400 - 0x4001 17FF | GPIOD |
| | | 0x4001 1000 - 0x4001 13FF | GPIOC |
| | | 0x4001 0C00 - 0x4001 0FFF | GPIOB |
| | | 0x4001 0800 - 0x4001 0BFF | GPIOA |
| | | 0x4001 0400 - 0x4001 07FF | EXTI |
| | | 0x4001 0000 - 0x4001 03FF | AFIO |
| | | 0x4000 CC00 - 0x4000 FFFF | Reserved |
| | | 0x4000 C800 - 0x4000 CBFF | Reserved |
| | | 0x4000 C400 - 0x4000 C7FF | Reserved |
| | | 0x4000 C000 - 0x4000 C3FF | Reserved |
| | APB1 | 0x4000 8000 - 0x4000 BFFF | Reserved |
| | | 0x4000 7C00 - 0x4000 7FFF | Reserved |
| | | 0x4000 7800 - 0x4000 7BFF | Reserved |
| | | 0x4000 7400 - 0x4000 77FF | DAC |
| | | 0x4000 7000 - 0x4000 73FF | PMU |
| | • | | |





| | | <u> </u> | JDOZI TOOXX |
|------------------------|------|---------------------------|-----------------------|
| Pre-defined Regions | Bus | Address | Peripherals |
| | | 0x4000 6C00 - 0x4000 6FFF | BKP |
| | | 0x4000 6800 - 0x4000 6BFF | CAN1 |
| | | 0x4000 6400 - 0x4000 67FF | CAN0 |
| | | 0x4000 6000 - 0x4000 63FF | CAN SRAM 512 bytes |
| | | 0x4000 5C00 - 0x4000 5FFF | Reserved |
| | | 0x4000 5800 - 0x4000 5BFF | I2C1 |
| | | 0x4000 5400 - 0x4000 57FF | I2C0 |
| | | 0x4000 5000 - 0x4000 53FF | UART4 |
| | | 0x4000 4C00 - 0x4000 4FFF | UART3 |
| | | 0x4000 4800 - 0x4000 4BFF | USART2 |
| | | 0x4000 4400 - 0x4000 47FF | USART1 |
| | | 0x4000 4000 - 0x4000 43FF | Reserved |
| | | 0x4000 3C00 - 0x4000 3FFF | SPI2/I2S2 |
| | | 0x4000 3800 - 0x4000 3BFF | SPI1/I2S1 |
| | | 0x4000 3400 - 0x4000 37FF | Reserved |
| | | 0x4000 3000 - 0x4000 33FF | FWDGT |
| | | 0x4000 2C00 - 0x4000 2FFF | WWDGT |
| | | 0x4000 2800 - 0x4000 2BFF | RTC |
| | | 0x4000 2400 - 0x4000 27FF | Reserved |
| | | 0x4000 2000 - 0x4000 23FF | Reserved |
| | | 0x4000 1C00 - 0x4000 1FFF | Reserved |
| | | 0x4000 1800 - 0x4000 1BFF | Reserved |
| | | 0x4000 1400 - 0x4000 17FF | TIMER6 |
| | | 0x4000 1000 - 0x4000 13FF | TIMER5 |
| | | 0x4000 0C00 - 0x4000 0FFF | TIMER4 |
| | | 0x4000 0800 - 0x4000 0BFF | TIMER3 |
| | | 0x4000 0400 - 0x4000 07FF | TIMER2 |
| | | 0x4000 0000 - 0x4000 03FF | TIMER1 |
| | | 0x2007 0000 - 0x3FFF FFFF | Reserved |
| | | 0x2006 0000 - 0x2006 FFFF | Reserved |
| | | 0x2003 0000 - 0x2005 FFFF | Reserved |
| CDAM | ALID | 0x2002 0000 - 0x2002 FFFF | Reserved |
| SRAM | AHB | 0x2001 C000 - 0x2001 FFFF | Reserved |
| | | 0x2001 8000 - 0x2001 BFFF | Reserved |
| | | 0x2000 5000 - 0x2001 7FFF | SDAM |
| | | 0x2000 0000 - 0x2000 4FFF | SRAM |
| | | 0x1FFF F810 - 0x1FFF FFFF | Reserved |
| Code | AHB | 0x1FFF F800 - 0x1FFF F80F | Option Bytes |
| | | 0x1FFF B000 - 0x1FFF F7FF | Boot loader |
| | | | |




GD32F105xx Datasheet

| _ | | | | |
|---|------------------------|-----|---------------------------|--------------------------------------|
| | Pre-defined Regions | Bus | Address | Peripherals |
| | | | 0x1FFF 7A10 - 0x1FFF AFFF | Reserved |
| | | | 0x1FFF 7800 - 0x1FFF 7A0F | Reserved |
| | | | 0x1FFF 0000 - 0x1FFF 77FF | Reserved |
| | | | 0x1FFE C010 - 0x1FFE FFFF | Reserved |
| | | | 0x1FFE C000 - 0x1FFE C00F | Reserved |
| | | | 0x1001 0000 - 0x1FFE BFFF | Reserved |
| | | | 0x1000 0000 - 0x1000 FFFF | Reserved |
| | | | 0x083C 0000 - 0x0FFF FFFF | Reserved |
| | | | 0x0830 0000 - 0x083B FFFF | Reserved |
| | | | 0x0810 0000 - 0x082F FFFF | |
| | | | 0x0802 0000 - 0x080F FFFF | Main Flash |
| | | | 0x0800 0000 - 0x0801 FFFF | |
| | | | 0x0030 0000 - 0x07FF FFFF | Reserved |
| | | | 0x0010 0000 - 0x002F FFFF | Aliana de Maio |
| | | | 0x0002 0000 - 0x000F FFFF | Aliased to Main Flash or Boot loader |
| | | | 0x0000 0000 - 0x0001 FFFF | Fiasii di boot loader |



2.5. Clock tree

Figure 2-5. GD32F105xx clock tree



Legend:

HXTAL: High speed external clock LXTAL: Low speed external clock IRC8M: High speed internal clock IRC40K: Low speed internal clock



2.6. Pin definitions

2.6.1. GD32F105Zx LQFP144 pin definitions

Table 2-4. GD32F105Zx LQFP144 pin definitions

| | | | | pin deminions |
|-------------------------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PE2 | 1 | I/O | 5VT | Default: PE2 Alternate: TRACECK, EXMC_A23 |
| PE3 | 2 | I/O | 5VT | Default: PE3 Alternate: TRACED0, EXMC_A19 |
| PE4 | 3 | I/O | 5VT | Default: PE4 Alternate:TRACED1, EXMC_A20 |
| PE5 | 4 | I/O | 5VT | Default: PE5 Alternate:TRACED2, EXMC_A21 |
| PE6 | 5 | I/O | 5VT | Default: PE6 Alternate:TRACED3, EXMC_A22 |
| V_{BAT} | 6 | Р | | Default: V _{BAT} |
| PC13- TAMPER- RTC | 7 | I/O | | Default: PC13 Alternate: TAMPER-RTC |
| PC14- OSC32IN | 8 | I/O | | Default: PC14 Alternate: OSC32IN |
| PC15- OSC32OU T | 9 | I/O | | Default: PC15 Alternate: OSC32OUT |
| PF0 | 10 | I/O | 5VT | Default: PF0 Alternate: EXMC_A0 |
| PF1 | 11 | I/O | 5VT | Default: PF1 Alternate: EXMC_A1 |
| PF2 | 12 | I/O | 5VT | Default: PF2 Alternate: EXMC_A2 |
| PF3 | 13 | I/O | 5VT | Default: PF3 Alternate: EXMC_A3 |
| PF4 | 14 | I/O | 5VT | Default: PF4 Alternate: EXMC_A4 |
| PF5 | 15 | I/O | 5VT | Default: PF5 Alternate: EXMC_A5 |
| V _{SS_5} | 16 | Р | | Default: V _{SS_5} |
| V_{DD_5} | 17 | Р | | Default: V _{DD_5} |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|--|
| PF6 | 18 | I/O | | Default: PF6 Alternate: EXMC_NIORD |
| | | | | Default: PF7 |
| PF7 | 19 | I/O | | Alternate: EXMC_NREG |
| PF8 | 20 | I/O | | Default: PF8 |
| 110 | 20 | 1/0 | | Alternate: EXMC_NIOWR |
| PF9 | 21 | I/O | | Default: PF9 |
| | | | | Alternate: EXMC_CD Default: PF10 |
| PF10 | 22 | I/O | | Alternate: EXMC_INTR |
| | | | | Default: OSCIN |
| OSCIN | 23 | I | | Remap: PD0 |
| OSCOLIT | 24 | | | Default: OSCOUT |
| OSCOUT | 24 | 0 | | Remap: PD1 |
| NRST | 25 | I/O | | Default: NRST |
| PC0 | 26 | I/O | | Default: PC0 |
| 1 00 | 20 | 1/0 | | Alternate: ADC01_IN10 |
| PC1 | 27 | I/O | | Default: PC1 |
| | | | | Alternate: ADC01_IN11 |
| PC2 | 28 | I/O | | Default: PC2 |
| | | | | Alternate: ADC01_IN12 |
| PC3 | 29 | I/O | | Default: PC3 |
| V _{SSA} | 30 | Р | | Alternate: ADC01_IN13 Default: V _{SSA} |
| VSSA VREF- | 31 | Р | | Default: VSSA Default: VREF- |
| V _{REF+} | 32 | <u>'</u> Р | | Default: V _{REF+} |
| VDDA | 33 | P | | Default: V _{DDA} |
| VDDA | - 00 | | | Default: PA0 |
| PA0- | 34 | I/O | | Alternate: WKUP, USART1_CTS, ADC01_IN0, |
| WKUP | | | | TIMER1_CH0, TIMER1_ETI, TIMER4_CH0 |
| | | | | Default: PA1 |
| PA1 | 35 | I/O | | Alternate: USART1_RTS, ADC01_IN1, |
| | | | | TIMER1_CH1, TIMER4_CH1 |
| | | | | Default: PA2 |
| PA2 | 36 | 36 I/O | | Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2, |
| | | | | TIMER4_CH2 |
| | | | | Default: PA3 |
| PA3 | 37 | I/O | | Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, |
| | | | | TIMER4_CH3 |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|--|
| V _{SS_4} | 38 | Р | | Default: V _{SS_4} |
| V_{DD_4} | 39 | Р | | Default: V _{DD_4} |
| PA4 | 40 | I/O | | Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS |
| PA5 | 41 | I/O | | Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1 |
| PA6 | 42 | I/O | | Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0 Remap: TIMER0_BKIN |
| PA7 | 43 | I/O | | Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1 Remap: TIMER0_CH0_ON |
| PC4 | 44 | I/O | | Default: PC4 Alternate: ADC01_IN14 |
| PC5 | 45 | I/O | | Default: PC5 Alternate: ADC01_IN15 |
| PB0 | 46 | I/O | | Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2 Remap: TIMER0_CH1_ON |
| PB1 | 47 | I/O | | Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3 Remap: TIMER0_CH2_ON |
| PB2 | 48 | I/O | 5VT | Default: PB2, BOOT1 |
| PF11 | 49 | I/O | 5VT | Default: PF11 Alternate: EXMC_NIOS16 |
| PF12 | 50 | I/O | 5VT | Default: PF12 Alternate: EXMC_A6 |
| Vss_6 | 51 | Р | | Default: Vss_6 |
| V_{DD_6} | 52 | Р | | Default: V _{DD_6} |
| PF13 | 53 | I/O | 5VT | Default: PF13 Alternate: EXMC_A7 |
| PF14 | 54 | I/O | 5VT | Default: PF14 Alternate: EXMC_A8 |
| PF15 | 55 | I/O | 5VT | Default: PF15 Alternate: EXMC_A9 |
| PG0 | 56 | I/O | 5VT | Default: PG0 Alternate: EXMC_A10 |



| | | | | ODJZI 10JXX Datasiict |
|-------------------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PG1 | 57 | I/O | 5VT | Default: PG1 Alternate: EXMC_A11 |
| PE7 | 58 | I/O | 5VT | Default: PE7 Alternate: EXMC_D4 Remap: TIMER0_ETI |
| PE8 | 59 | I/O | 5VT | Default: PE8 Alternate: EXMC_D5 Remap: TIMER0_CH0_ON |
| PE9 | 60 | I/O | 5VT | Default: PE9 Alternate: EXMC_D6 Remap: TIMER0_CH0 |
| V _{SS_7} | 61 | Р | | Default: Vss_7 |
| V _{DD_7} | 62 | Р | | Default: V _{DD_7} |
| PE10 | 63 | I/O | 5VT | Default: PE10 Alternate: EXMC_D7 Remap: TIMER0_CH1_ON |
| PE11 | 64 | I/O | 5VT | Default: PE11 Alternate: EXMC_D8 Remap: TIMER0_CH1 |
| PE12 | 65 | I/O | 5VT | Default: PE12 Alternate: EXMC_D9 Remap: TIMER0_CH2_ON |
| PE13 | 66 | I/O | 5VT | Default: PE13 Alternate: EXMC_D10 Remap: TIMER0_CH2 |
| PE14 | 67 | I/O | 5VT | Default: PE14 Alternate: EXMC_D11 Remap: TIMER0_CH3 |
| PE15 | 68 | I/O | 5VT | Default: PE15 Alternate: EXMC_D12 Remap: TIMER0_BKIN |
| PB10 | 69 | I/O | 5VT | Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2 |
| PB11 | 70 | I/O | 5VT | Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 |
| Vss_1 | 71 | Р | | Default: Vss_1 |
| V_{DD_1} | 72 | Р | | Default: V _{DD_1} |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|--|
| PB12 | 73 | I/O | 5VT | Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BKIN, I2S1_WS, CAN1_RX |
| PB13 | 74 | I/O | 5VT | Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX |
| PB14 | 75 | I/O | 5VT | Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON |
| PB15 | 76 | I/O | 5VT | Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD |
| PD8 | 77 | I/O | 5VT | Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX |
| PD9 | 78 | I/O | 5VT | Default: PD9 Alternate: EXMC_D14 Remap: USART2_RX |
| PD10 | 79 | I/O | 5VT | Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK |
| PD11 | 80 | I/O | 5VT | Default: PD11 Alternate: EXMC_A16/EXMC_CLE Remap: USART2_CTS |
| PD12 | 81 | I/O | 5VT | Default: PD12 Alternate: EXMC_A17/EXMC_ALE Remap: TIMER3_CH0, USART2_RTS |
| PD13 | 82 | I/O | 5VT | Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1 |
| V _{SS_8} | 83 | Р | | Default: V _{SS_8} |
| V_{DD_8} | 84 | Р | | Default: V _{DD_8} |
| PD14 | 85 | I/O | 5VT | Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2 |
| PD15 | 86 | I/O | 5VT | Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3 |
| PG2 | 87 | I/O | 5VT | Default: PG2 Alternate: EXMC_A12 |



| | | | | GD3ZF 103XX DataSilet |
|-------------------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PG3 | 88 | I/O | 5VT | Default: PG3 Alternate: EXMC_A13 |
| PG4 | 89 | I/O | 5VT | Default: PG4 Alternate: EXMC_A14 |
| PG5 | 90 | I/O | 5VT | Default: PG5 Alternate: EXMC_A15 |
| PG6 | 91 | I/O | 5VT | Default: PG6 Alternate: EXMC_INT1 |
| PG7 | 92 | I/O | 5VT | Default: PG7 Alternate: EXMC_INT2 |
| PG8 | 93 | I/O | 5VT | Default: PG8 |
| V _{SS_9} | 94 | P | | Default: Vss_9 |
| V _{DD_9} | 95 | P | | Default: V _{DD_9} |
| PC6 | 96 | I/O | 5VT | Default: PC6 Alternate: I2S1_MCK Remap: TIMER2_CH0 |
| PC7 | 97 | I/O | 5VT | Default: PC7 Alternate: I2S2_MCK Remap: TIMER2_CH1 |
| PC8 | 98 | I/O | 5VT | Default: PC8 Remap: TIMER2_CH2 |
| PC9 | 99 | I/O | 5VT | Default: PC9 Remap: TIMER2_CH3 |
| PA8 | 100 | I/O | 5VT | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF |
| PA9 | 101 | I/O | 5VT | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS |
| PA10 | 102 | I/O | 5VT | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID |
| PA11 | 103 | I/O | 5VT | Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3 |
| PA12 | 104 | I/O | 5VT | Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI |
| PA13 | 105 | I/O | 5VT | Default: JTMS, SWDIO Remap: PA13 |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|--------------------|-----------------|----------------------------|-----------------------------|---|
| NC | 106 | | | - |
| V _{SS_2} | 107 | Р | | Default: Vss_2 |
| V_{DD_2} | 108 | Р | | Default: V _{DD_2} |
| PA14 | 109 | I/O | 5VT | Default: JTCK, SWCLK |
| | | | | Remap: PA14 |
| PA15 | 110 | I/O | 5VT | Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, |
| | A15 110 I/O | | SPIO_NSS | |
| 5040 | | .,, | -> (| Default: PC10 |
| PC10 | 111 | I/O | 5VT | Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK |
| | | | | Default: PC11 |
| PC11 | 112 | I/O | 5VT | Alternate: UART3_RX |
| | | | | Remap: USART2_RX, SPI2_MISO |
| DC40 | 440 | 1/0 | EV/T | Default: PC12 |
| PC12 | 113 | I/O | 5VT | Alternate: UART4_TX Remap: USART2_CK, SPI2_MOSI, I2S2_SD |
| | | | 5VT | Default: PD0 |
| PD0 | 114 | I/O | | Alternate: EXMC_D2 |
| | | | | Remap: CAN0_RX |
| | | | | Default: PD1 |
| PD1 | 115 | I/O | 5VT | Alternate: EXMC_D3 |
| | | | | Remap: CAN0_TX |
| PD2 | 116 | I/O | 5VT | Default: PD2 Alternate: TIMER2_ETI, UART4_RX |
| | | | | Default: PD3 |
| PD3 | 117 | I/O | 5VT | Alternate: EXMC CLK |
| | | | 3 7 1 | Remap: USART1_CTS |
| | | | | Default: PD4 |
| PD4 | PD4 118 I/O | 5VT | Alternate: EXMC_NOE | |
| | | | | Remap: USART1_RTS |
| PD5 | 119 | I/O | 5VT | Default: PD5 Alternate: EXMC_NWE |
| FDO | 118 | 1/0 | JVI | Remap: USART1_TX |
| V _{SS_10} | 120 | | | Default: Vss_10 |
| V _{DD_10} | 121 | | | Default: V _{DD_10} |
| | 100 | 1/0 | E\ | Default: PD6 |
| PD6 | 122 | I/O | 5VT | Alternate: EXMC_NWAIT |



| | | | | ODJZI TOJAK Dalasiici |
|---------------------------------------|------------|----------------------------|-----------------------------|---|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| | | | | Remap: USART1_RX |
| | | | | Default: PD7 |
| PD7 | 123 | I/O | 5VT | Alternate: EXMC_NE0, EXMC_NCE1 |
| | | | | Remap: USART1_CK |
| DC0 | 124 | 1/0 | E\/T | Default: PG9 |
| PG9 | 124 | I/O | 5VT | Alternate: EXMC_NE1, EXMC_NCE2 |
| PG10 | 125 | I/O | 5VT | Default: PG10 |
| 1010 | 123 | 1/0 | 3 7 1 | Alternate: EXMC_NCE3_0, EXMC_NE2 |
| PG11 | 126 | I/O | 5VT | Default: PG11 |
| | 0 | .,, 0 | | Alternate: EXMC_NCE3_1 |
| PG12 | 127 | I/O | 5VT | Default: PG12 |
| | | | _ | Alternate: EXMC_NE3 |
| PG13 | 128 | I/O | 5VT | Default: PG13 |
| | | | | Alternate: EXMC_A24 |
| PG14 | 129 | I/O | 5VT | Default: PG14 |
| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | 400 | Р | | Alternate: EXMC_A25 |
| Vss_11 | 130 | P | | Default: V _{ss_11} |
| V _{DD_11} PG15 | 131 132 | I/O | 5VT | Default: V _{DD_11} Default: PG15 |
| PG 15 | 132 | 1/0 | 371 | Default: JTDO |
| | | | | Alternate:SPI2_SCK, I2S2_CK |
| PB3 | 133 | I/O | 5VT | Remap: PB3, TRACESWO, TIMER1_CH1, |
| | | | | SPIO_SCK |
| | | | | Default: NJTRST |
| PB4 | 134 | I/O | 5VT | Alternate: SPI2_MISO |
| | | | | Remap: TIMER2_CH0, PB4, SPI0_MISO |
| | | | | Default: PB5 |
| PB5 | 135 | I/O | | Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD |
| | | | | Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX |
| | | | | Default: PB6 |
| PB6 | 136 | I/O | 5VT | Alternate: I2C0_SCL, TIMER3_CH0 |
| | | | | Remap: USART0_TX, CAN1_TX |
| | | | | Default: PB7 |
| PB7 | 137 | I/O | 5VT | Alternate: I2C0_SDA , TIMER3_CH1, EXMC_NADV |
| | <u> </u> | _ | | Remap: USART0_RX |
| BOOT0 | 138 | I | | Default: BOOT0 |
| DDC | 400 | | E) /T | Default: PB8 |
| PB8 | 139 | I/O | 5VT | Alternate: TIMER3_CH2 |
| | | | | Remap: I2C0_SCL, CAN0_RX |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|----------------------------------|
| | | | | Default: PB9 |
| PB9 | 140 | I/O | 5VT | Alternate: TIMER3_CH3 |
| | | | | Remap: I2C0_SDA, CAN0_TX |
| PE0 | 141 | I/O | 5VT | Default: PE0 |
| FEU | 141 | 1/0 | 371 | Alternate: TIMER3_ETI, EXMC_NBL0 |
| PE1 | 142 | I/O | 5VT | Default: PE1 |
| PEI | 142 | 1/0 | 571 | Alternate: EXMC_NBL1 |
| V _{SS_3} | 143 | Р | | Default: V _{SS_3} |
| V_{DD_3} | 144 | Р | | Default: V _{DD_3} |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.2. GD32F105Vx LQFP100 pin definitions

Table 2-5. GD32F105Vx LQFP100 pin definitions

| 1 4510 2 01 (| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | 10017 | LQII 100 | pin definitions |
|-------------------------|---|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PE2 | 1 | I/O | 5VT | Default: PE2 Alternate: TRACECK, EXMC_A23 |
| PE3 | 2 | I/O | 5VT | Default: PE3 Alternate: TRACED0, EXMC_A19 |
| PE4 | 3 | I/O | 5VT | Default: PE4 Alternate:TRACED1, EXMC_A20 |
| PE5 | 4 | I/O | 5VT | Default: PE5 Alternate:TRACED2, EXMC_A21 |
| PE6 | 5 | I/O | 5VT | Default: PE6 Alternate:TRACED3, EXMC_A22 |
| V_{BAT} | 6 | Р | | Default: V _{BAT} |
| PC13- TAMPER- RTC | 7 | I/O | | Default: PC13 Alternate: TAMPER-RTC |
| PC14- OSC32IN | 8 | I/O | | Default: PC14 Alternate: OSC32IN |
| PC15- OSC32OU T | 9 | I/O | | Default: PC15 Alternate: OSC32OUT |
| V _{SS_5} | 10 | Р | | Default: Vss_5 |
| V_{DD_5} | 11 | Р | | Default: V _{DD_5} |
| OSCIN | 12 | ı | | Default: OSCIN Remap: PD0 |
| OSCOUT | 13 | 0 | | Default: OSCOUT Remap: PD1 |
| NRST | 14 | I/O | | Default: NRST |
| PC0 | 15 | I/O | | Default: PC0 Alternate: ADC01_IN10 |
| PC1 | 16 | I/O | | Default: PC1 Alternate: ADC01_IN11 |
| PC2 | 17 | I/O | | Default: PC2 Alternate: ADC01_IN12 |
| PC3 | 18 | I/O | | Default: PC3 Alternate: ADC01_IN13 |
| Vssa | 19 | Р | | Default: V _{SSA} |
| V_{REF} | 20 | Р | | Default: V _{REF} - |



| | | | | ODSZI TOSAA Datasiiet |
|-------------------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| V _{REF+} | 21 | Р | | Default: V _{REF+} |
| V _{DDA} | 22 | Р | | Default: V _{DDA} |
| PA0- WKUP | 23 | I/O | | Default: PA0 Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0 |
| PA1 | 24 | I/O | | Default: PA1 Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, TIMER4_CH1 |
| PA2 | 25 | I/O | | Default: PA2 Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2, TIMER4_CH2 |
| PA3 | 26 | I/O | | Default: PA3 Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, TIMER4_CH3 |
| V _{SS_4} | 27 | Р | | Default: V _{SS_4} |
| V _{DD_4} | 28 | Р | | Default: V _{DD_4} |
| PA4 | 29 | I/O | | Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS |
| PA5 | 30 | I/O | | Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1 |
| PA6 | 31 | I/O | | Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0 Remap: TIMER0_BKIN |
| PA7 | 32 | I/O | | Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1 Remap: TIMER0_CH0_ON |
| PC4 | 33 | I/O | | Default: PC4 Alternate: ADC01_IN14 |
| PC5 | 34 | I/O | | Default: PC5 Alternate: ADC01_IN15 |
| PB0 | 35 | I/O | | Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2 Remap: TIMER0_CH1_ON |
| PB1 | 36 | I/O | | Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3 Remap: TIMER0_CH2_ON |
| PB2 | 37 | I/O | 5VT | Default: PB2, BOOT1 |



| | | | | ODJZI 10JXX DataSilet |
|-------------------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PE7 | 38 | I/O | 5VT | Default: PE7 Alternate: EXMC_D4 Remap: TIMER0_ETI |
| PE8 | 39 | I/O | 5VT | Default: PE8 Alternate: EXMC_D5 Remap: TIMER0_CH0_ON |
| PE9 | 40 | I/O | 5VT | Default: PE9 Alternate: EXMC_D6 Remap: TIMER0_CH0 |
| PE10 | 41 | I/O | 5VT | Default: PE10 Alternate: EXMC_D7 Remap: TIMER0_CH1_ON |
| PE11 | 42 | I/O | 5VT | Default: PE11 Alternate: EXMC_D8 Remap: TIMER0_CH1 |
| PE12 | 43 | I/O | 5VT | Default: PE12 Alternate: EXMC_D9 Remap: TIMER0_CH2_ON |
| PE13 | 44 | I/O | 5VT | Default: PE13 Alternate: EXMC_D10 Remap: TIMER0_CH2 |
| PE14 | 45 | I/O | 5VT | Default: PE14 Alternate: EXMC_D11 Remap: TIMER0_CH3 |
| PE15 | 46 | I/O | 5VT | Default: PE15 Alternate: EXMC_D12 Remap: TIMER0_BKIN |
| PB10 | 47 | I/O | 5VT | Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2 |
| PB11 | 48 | I/O | 5VT | Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 |
| V _{SS_1} | 49 | Р | | Default: V _{SS_1} |
| V _{DD_1} | 50 | Р | | Default: V _{DD_1} |
| PB12 | 51 | I/O | 5VT | Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BKIN, I2S1_WS, CAN1_RX |
| PB13 | 52 | I/O | 5VT | Default: PB13 |



| | | | | 02021 100721 201010110 |
|----------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| | | | | Alternate: SPI1_SCK, USART2_CTS, |
| | | | | TIMER0_CH0_ON, I2S1_CK, CAN1_TX |
| PB14 | 53 | I/O | 5VT | Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON |
| PB15 | 54 | I/O | 5VT | Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD |
| PD8 | 55 | I/O | 5VT | Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX |
| PD9 | 56 | I/O | 5VT | Default: PD9 Alternate: EXMC_D14 Remap: USART2 RX |
| PD10 | 57 | I/O | 5VT | Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK |
| PD11 | 58 | I/O | 5VT | Default: PD11 Alternate: EXMC_A16/EXMC_CLE Remap: USART2_CTS |
| PD12 | 59 | I/O | 5VT | Default: PD12 Alternate: EXMC_A17/EXMC_ALE Remap: TIMER3_CH0, USART2_RTS |
| PD13 | 60 | I/O | 5VT | Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1 |
| PD14 | 61 | I/O | 5VT | Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2 |
| PD15 | 62 | I/O | 5VT | Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3 |
| PC6 | 63 | I/O | 5VT | Default: PC6 Alternate: I2S1_MCK Remap: TIMER2_CH0 |
| PC7 | 64 | I/O | 5VT | Default: PC7 Alternate: I2S2_MCK Remap: TIMER2_CH1 |
| PC8 | 65 | I/O | 5VT | Default: PC8 Remap: TIMER2_CH2 |



| | | | | ODSZI TOSAA Datasiici |
|-------------------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PC9 | 66 | I/O | 5VT | Default: PC9 Remap: TIMER2_CH3 |
| PA8 | 67 | I/O | 5VT | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF |
| PA9 | 68 | I/O | 5VT | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS |
| PA10 | 69 | I/O | 5VT | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID |
| PA11 | 70 | I/O | 5VT | Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3 |
| PA12 | 71 | I/O | 5VT | Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI |
| PA13 | 72 | I/O | 5VT | Default: JTMS, SWDIO Remap: PA13 |
| NC | 73 | | | - |
| V _{SS_2} | 74 | Р | | Default: V _{SS_2} |
| V _{DD_2} | 75 | Р | | Default: V _{DD_2} |
| PA14 | 76 | I/O | 5VT | Default: JTCK, SWCLK Remap: PA14 |
| PA15 | 77 | I/O | 5VT | Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS |
| PC10 | 78 | I/O | 5VT | Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK |
| PC11 | 79 | I/O | 5VT | Default: PC11 Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO |
| PC12 | 80 | I/O | 5VT | Default: PC12 Alternate: UART4_TX Remap: USART2_CK, SPI2_MOSI, I2S2_SD |
| PD0 | 81 | I/O | 5VT | Default: PD0 Alternate: EXMC_D2 Remap: CAN0_RX |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|----------------------------|-----------------------------|---|
| PD1 | 82 | I/O | 5VT | Default: PD1 Alternate: EXMC_D3 Remap: CAN0_TX |
| PD2 | 83 | I/O | 5VT | Default: PD2 Alternate: TIMER2_ETI, UART4_RX |
| PD3 | 84 | I/O | 5VT | Default: PD3 Alternate: EXMC_CLK Remap: USART1_CTS |
| PD4 | 85 | I/O | 5VT | Default: PD4 Alternate: EXMC_NOE Remap: USART1_RTS |
| PD5 | 86 | I/O | 5VT | Default: PD5 Alternate: EXMC_NWE Remap: USART1_TX |
| PD6 | 87 | I/O | 5VT | Default: PD6 Alternate: EXMC_NWAIT Remap: USART1_RX |
| PD7 | 88 | I/O | 5VT | Default: PD7 Alternate: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK |
| PB3 | 89 | I/O | 5VT | Default: JTDO Alternate:SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK |
| PB4 | 90 | I/O | 5VT | Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO |
| PB5 | 91 | I/O | | Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX |
| PB6 | 92 | I/O | 5VT | Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX |
| PB7 | 93 | I/O | 5VT | Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NADV Remap: USART0_RX |
| воото | 94 | I | | Default: BOOT0 |
| PB8 | 95 | I/O | 5VT | Default: PB8 Alternate: TIMER3_CH2 |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|---|
| | | | | Remap: I2C0_SCL, CAN0_RX |
| PB9 | 96 | I/O | 5VT | Default: PB9 Alternate: TIMER3_CH3 Remap: I2C0_SDA, CAN0_TX |
| PE0 | 97 | I/O | 5VT | Default: PE0 Alternate: TIMER3_ETI, EXMC_NBL0 |
| PE1 | 98 | I/O | 5VT | Default: PE1 Alternate: EXMC_NBL1 |
| V _{SS_3} | 99 | Р | | Default: V _{SS_3} |
| V _{DD_3} | 100 | Р | | Default: V _{DD_3} |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32F105VD/E/F/G devices.



2.6.3. GD32F105Rx LQFP64 pin definitions

Table 2-6. GD32F105Rx LQFP64 pin definitions

| Tubic 2 0. C | Table 2-6. GD32F 103KX EQFF64 pin definitions | | | | |
|-------------------|---|----------------------------|-----------------------------|---|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description | |
| V _{BAT} | 1 | Р | | Default: V _{BAT} | |
| PC13- | | | | | |
| TAMPER- | 2 | I/O | | Default: PC13 | |
| RTC | | | | Alternate: TAMPER-RTC | |
| PC14- | _ | 1/0 | | Default: PC14 | |
| OSC32IN | 3 | I/O | | Alternate: OSC32IN | |
| PC15- | | | | Default: PC15 | |
| OSC32OU | 4 | I/O | | Alternate: OSC32OUT | |
| Т | | | | Alternate. OSC32001 | |
| OSCIN | 5 | I | | Default: OSCIN | |
| OSCOUT | 6 | 0 | | Default: OSCOUT | |
| NRST | 7 | I/O | | Default: NRST | |
| PC0 | 8 | I/O | | Default: PC0 | |
| PC0 | 0 | 1/0 | | Alternate: ADC01_IN10 | |
| PC1 | 9 | I/O | | Default: PC1 | |
| 101 | 3 | 1/0 | | Alternate: ADC01_IN11 | |
| PC2 | 10 | I/O | | Default: PC2 | |
| 1 02 | 10 | 1/0 | | Alternate: ADC01_IN12 | |
| PC3 | 11 | I/O | | Default: PC3 | |
| - 00 | | "," | | Alternate: ADC01_IN13 | |
| Vssa | 12 | Р | | Default: V _{SSA} | |
| V _{DDA} | 13 | Р | | Default: V _{DDA} | |
| PA0- | | | | Default: PA0 | |
| WKUP | 14 | I/O | | Alternate: WKUP, USART1_CTS, ADC01_IN0, | |
| | | | | TIMER1_CH0, TIMER1_ETI, TIMER4_CH0 | |
| | | | | Default: PA1 | |
| PA1 | 15 | I/O | | Alternate: USART1_RTS, ADC01_IN1, | |
| | | | | TIMER1_CH1, TIMER4_CH1 | |
| | | | | Default: PA2 | |
| PA2 | 16 | I/O | | Alternate: USART1_TX, ADC01_IN2, | |
| | | | TIMER1_CH2, TIMER4_CH2 | | |
| | | | | Default: PA3 | |
| PA3 | 17 | I/O | | Alternate: USART1_RX, ADC01_IN3, | |
| | | | | TIMER1_CH3, TIMER4_CH3 | |
| V _{SS_4} | 18 | P _ | | Default: Vss_4 | |
| V_{DD_4} | 19 | Р | | Default: V _{DD_4} | |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|--|
| PA4 | 20 | I/O | | Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS |
| PA5 | 21 | I/O | | Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1 |
| PA6 | 22 | I/O | | Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0 Remap: TIMER0_BKIN |
| PA7 | 23 | I/O | | Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1 Remap: TIMER0_CH0_ON |
| PC4 | 24 | I/O | | Default: PC4 Alternate: ADC01_IN14 |
| PC5 | 25 | I/O | | Default: PC5 Alternate: ADC01_IN15 |
| PB0 | 26 | I/O | | Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2 Remap: TIMER0_CH1_ON |
| PB1 | 27 | I/O | | Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3 Remap: TIMER0_CH2_ON |
| PB2 | 28 | I/O | 5VT | Default: PB2, BOOT1 |
| PB10 | 29 | I/O | 5VT | Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2 |
| PB11 | 30 | I/O | 5VT | Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 |
| V _{SS_1} | 31 | Р | | Default: V _{SS_1} |
| V_{DD_1} | 32 | Р | | Default: V _{DD_1} |
| PB12 | 33 | I/O | 5VT | Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BKIN, I2S1_WS, CAN1_RX |
| PB13 | 34 | I/O | 5VT | Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX |
| PB14 | 35 | I/O | 5VT | Default: PB14 Alternate: SPI1_MISO, USART2_RTS, |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|--|
| | | | | TIMER0_CH1_ON |
| PB15 | 36 | I/O | 5VT | Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD |
| PC6 | 37 | I/O | 5VT | Default: PC6 Alternate: I2S1_MCK Remap: TIMER2_CH0 |
| PC7 | 38 | I/O | 5VT | Default: PC7 Alternate: I2S2_MCK Remap: TIMER2_CH1 |
| PC8 | 39 | I/O | 5VT | Default: PC8 Remap: TIMER2_CH2 |
| PC9 | 40 | I/O | 5VT | Default: PC9 Remap: TIMER2_CH3 |
| PA8 | 41 | I/O | 5VT | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF |
| PA9 | 42 | I/O | 5VT | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS |
| PA10 | 43 | I/O | 5VT | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID |
| PA11 | 44 | I/O | 5VT | Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3 |
| PA12 | 45 | I/O | 5VT | Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI |
| PA13 | 46 | I/O | 5VT | Default: JTMS, SWDIO Remap: PA13 |
| V _{SS_2} | 47 | Р | | Default: Vss_2 |
| V_{DD_2} | 48 | Р | | Default: V _{DD_2} |
| PA14 | 49 | I/O | 5VT | Default: JTCK, SWCLK Remap: PA14 |
| PA15 | 50 | I/O | 5VT | Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS |
| PC10 | 51 | I/O | 5VT | Default: PC10 |



| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|--|
| | | | | Alternate: UART3_TX |
| | | | | Remap: USART2_TX, SPI2_SCK, I2S2_CK |
| | | | | Default: PC11 |
| PC11 | 52 | I/O | 5VT | Alternate: UART3_RX |
| | | | | Remap: USART2_RX, SPI2_MISO |
| | | | | Default: PC12 |
| PC12 | 53 | I/O | 5VT | Alternate: UART4_TX |
| | | | | Remap: USART2_CK, SPI2_MOSI, I2S2_SD |
| PD2 | 54 | I/O | 5VT | Default: PD2 |
| 1 02 | 57 | 1/0 | 3 7 1 | Alternate: TIMER2_ETI, UART4_RX |
| | | | | Default: JTDO |
| PB3 | 55 | I/O | 5VT | Alternate:SPI2_SCK, I2S2_CK |
| 1 00 | 55 | 33 1/0 | | Remap: PB3, TRACESWO, TIMER1_CH1, |
| | | | | SPI0_SCK |
| | | | 5VT | Default: NJTRST |
| PB4 | 56 | I/O | | Alternate: SPI2_MISO |
| | | | | Remap: TIMER2_CH0, PB4, SPI0_MISO |
| | | | | Default: PB5 |
| PB5 | 57 | I/O | | Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD |
| | | | | Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX |
| | | | | Default: PB6 |
| PB6 | 58 | I/O | 5VT | Alternate: I2C0_SCL, TIMER3_CH0 |
| | | | | Remap: USART0_TX, CAN1_TX |
| | | | | Default: PB7 |
| PB7 | 59 | I/O | 5VT | Alternate: I2C0_SDA , TIMER3_CH1 |
| | | | | Remap: USART0_RX |
| воото | 60 | I | | Default: BOOT0 |
| | | | | Default: PB8 |
| PB8 | 61 | I/O | 5VT | Alternate: TIMER3_CH2 |
| | | | | Remap: I2C0_SCL, CAN0_RX |
| | | | | Default: PB9 |
| PB9 | 62 | I/O | 5VT | Alternate: TIMER3_CH3 |
| | | | | Remap: I2C0_SDA, CAN0_TX |
| V _{SS_3} | 63 | Р | | Default: V _{SS_3} |
| V_{DD_3} | 64 | Р | | Default: V _{DD_3} |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32F105RD/E/F/G devices.



3. Functional description

3.1. Arm® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of Arm® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit Arm® Cortex®-M3 processor core
- Up to 108 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 1024 Kbytes of Flash memory
- The region of the MCU executing instructions without waiting time is up to 256K bytes (in case that Flash size less than or equal to 256K, all memory is no waiting time). A long delay when CPU fetches the instructions out of the range.
- Up to 96 Kbytes of SRAM

The Arm® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 1024 Kbytes of inner Flash at most, which includes code Flash and data Flash, is available for storing programs and data, and there is no waiting time within code Flash area when CPU executes instructions. The <u>Table 2-3</u>. <u>GD32F105xx memory map</u> shows the memory map of the GD32F105xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 16 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz. See <u>Figure 2-5. GD32F105xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PD5 and PD6), USBFS in device mode (PA9, PA11 and PA12). It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of Flash memory is selected. It also supports to boot from bank 1 of Flash memory by



setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8Mis selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine
- Up to 1 MSPS conversion rate
- Conversion range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to two 12-bit 1 µs multi-channel ADCs are integrated in the device. Each is a total of up to 21 multiplexed external channels. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADCs can be triggered from the events generated by the general-purpose timers (TIMERx) and the advanced-control timer (TIMER0) with internal connection. The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2.6 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage



into a digital value.

To ensure a high accuracy on ADC and DAC, the ADC/DAC independent external reference voltage should be connected to V_{REF+}/V_{REF-} pins. According to the different packages, V_{REF+} pin can be connected to V_{DDA} pin, or external reference voltage, V_{REF-} pin must be connected to VSSA pin. The V_{REF+} pin is only available on no less than 100-pin packages. On less than 100-pin packages, the V_{REF+} pin is not available and it is internally connected to V_{DDA} . The V_{REF-} pin is internally connected to V_{SSA} .

3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converters of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DAC channels are used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is V_{REF+}.

3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: Timers, ADC, SPIs, I²Cs, USARTs, DAC, I²S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Four types of access method are supported: peripheral to peripheral, peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 112 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 112 general purpose I/O pins (GPIO) in GD32F105xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0-PF15, PG0-PG15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external



interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- One 16-bit advanced-control timer (TIMER0), four 16-bit general-purpose timers (GPTM), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each GPTM and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Independent watchdog and window watchdog)

The advanced-control timer (TIMER0) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned counting modes)
- Single pulse mode output

If configured as a general-purpose 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM), known as TIMER1 ~ TIMER4 can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 and TIMER6 are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F105xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.



The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wake-up event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the



situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 6.75 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication except UART4.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F105xx contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.



3.16. Universal serial bus full-speed (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers in device/host/OTG mode. Full-speed peripheral is compliant with the USB 2.0 specification. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

3.17. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 14 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and CF card
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and CF card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.



3.19. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.20. Package and operation temperature

- LQFP144 (GD32F105Zx), LQFP100 (GD32F105Vx), LQFP64 (GD32F105Rx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

| Symbol | Parameter | Min | Max | Unit |
|------------------|---|------------------------|------------------------|------|
| V_{DD} | External voltage range ⁽²⁾ | V _{SS} - 0.3 | V _{SS} + 3.6 | V |
| V_{DDA} | External analog supply voltage | V _{SSA} - 0.3 | V _{SSA} + 3.6 | V |
| V _{BAT} | External battery supply voltage | V _{SS} - 0.3 | V _{SS} + 3.6 | V |
| Vin | Input voltage on 5V tolerant pin ⁽³⁾ | V _{SS} - 0.3 | V _{DD} + 3.6 | V |
| VIN | Input voltage on other I/O | Vss - 0.3 | 3.6 | V |
| AVDDX | Variations between different V _{DD} power pins | _ | 50 | mV |
| Vssx -Vss | Variations between different ground pins | _ | 50 | mV |
| lio | Maximum current for GPIO pins | _ | ±25 | mA |
| TA | Operating temperature range | -40 | +85 | °C |
| | Power dissipation at T _A = 85°C of LQFP144 | _ | 820 | |
| PD | Power dissipation at T _A = 85°C of LQFP100 | _ | 697 | mW |
| | Power dissipation at T _A = 85°C of LQFP64 | _ | 647 | |
| T _{STG} | Storage temperature range | -65 | +150 | °C |
| TJ | Maximum junction temperature | _ | 125 | °C |

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit |
|------------------|------------------------|-------------------------|--------------------|-----|--------------------|------|
| V_{DD} | Supply voltage | | 2.6 | 3.3 | 3.6 | ٧ |
| V _{DDA} | Analog supply voltage | Same as V _{DD} | 2.6 | 3.3 | 3.6 | ٧ |
| V _{BAT} | Battery supply voltage | _ | 1.8 | _ | 3.6 | V |

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 5.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.



V_{BAT}
V_{SS}
V_{SS}
V_{SS}
V_{DDA}
V_{DDA}
V_{SSA}
V_{REF+}
V_{REF-}
V_{REF-}

Figure 4-1. Recommended power supply decoupling capacitors(1)(2)

- (1) The V_{REF+} and V_{REF-} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF-} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------------|----------------------|------------|-----|-----|------|
| f _{HCLK} | AHB clock frequency | _ | | 108 | MHz |
| f _{APB1} | APB1 clock frequency | _ | _ | 54 | MHz |
| f _{APB2} | APB2 clock frequency | _ | | 108 | MHz |

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down(1)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|----------|--------------------------------|------------|-----|-----|-------|
| * | V _{DD} rise time rate | | 0 | 8 | us/V |
| tvdd | V _{DD} fall time rate | _ | 20 | 8 | μ5/ v |

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Parameter | Conditions | Тур | Unit | |
|-----------|-------------------------------------|-------------------------|----------------------|------|--|
| + | t _{start-up} Start-up time | Clock source from HXTAL | 132 | | |
| Lstart-up | Start-up time | Clock source from IRC8M | ource from HXTAL 132 | ms | |

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3) PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics^{(1) (2)}

| Symbol | Parameter | Тур | Unit |
|-------------------------|-------------------------------------|-----|------|
| t _{Sleep} | Wakeup from Sleep mode | 4.5 | |
| t _{Deep-sleep} | Wakeup from Deep-sleep mode(LDO On) | 6 | μs |



| Symbol | Parameter | Тур | Unit |
|----------------------|--|-----|------|
| | Wakeup from Deep-sleep mode(LDO in low power mode) | 6 | |
| t _{Standby} | Wakeup from Standby mode | 119 | ms |

⁽¹⁾ Based on characterization, not tested in production.


4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)


| | | | Ту | Typ ⁽¹⁾ | | |
|----------|------------------------------|---|------------------|--------------------|------------------|------|
| Symbol | Parameter | Conditions | T _A = | T _A = | T _A = | Unit |
| | | | 25℃ | 85℃ | 25℃ | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 108 MHz, All peripherals enabled | _ | 59.4 | _ | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 108 MHz, All peripherals disabled | _ | 37.5 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 96 MHz, All peripherals enabled | _ | 53.1 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 96 MHz, All peripherals disabled | _ | 33.7 | _ | mA |
| IDD+IDDA | Supply current (Run mode) | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 72 MHz, All peripherals enabled | _ | 40.3 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 72 MHz, All peripherals disabled | _ | 25.7 | _ | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 48 MHz, All peripherals enabled | _ | 27.5 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 48 MHz, All peripherals disabled | _ | 17.9 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 36 MHz, All peripherals enabled | _ | 21.1 | _ | mA |

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.





| | | | Ту | 'p ⁽¹⁾ | Max | |
|--------|----------------|---|-----------------------|-----------------------|----------------------|------|
| Symbol | Parameter | Conditions | T _A = 25°C | T _A = 85°C | T _A = 25℃ | Unit |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 36 MHz, All peripherals | - | 13.9 | _ | mA |
| | | disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 24 MHz, All peripherals enabled | _ | 14.8 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 24 MHz, All peripherals disabled | _ | 10 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 16 MHz, All peripherals enabled | _ | 10.6 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 16 MHz, All peripherals disabled | _ | 7.4 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 8 MHz, All peripherals enabled | _ | 6.5 | _ | mA |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 8 MHz, All peripherals disabled | _ | 4.9 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System Clock = 108 MHz, CPU clock off, All peripherals enabled | _ | 33.3 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System Clock = 108 MHz, CPU clock off, All peripherals disabled | _ | 8.1 | _ | mA |
| | Supply current | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System Clock = 96 MHz, CPU clock off, All peripherals enabled | _ | 29.8 | _ | mA |
| | (Sleep mode) | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System Clock = 96 MHz, CPU clock off, All peripherals disabled | _ | 7.4 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System Clock = 72 MHz, CPU clock off, All peripherals enabled | _ | 22.9 | _ | mA |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System Clock = 72 MHz, CPU clock off, All peripherals disabled | _ | 6.1 | _ | mA |






| | | | Ту | Гур ⁽¹⁾ Ма | Max | |
|----------------|----------------|--|------------------|-----------------------|-------|------|
| Symbol | Parameter | Conditions | T _A = | T _A = | • ^ _ | Uni |
| | | | 25℃ | 85℃ | 25℃ | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 48 MHz, CPU clock off, All | _ | 16 | - | mΑ |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 48 MHz, CPU clock off, All | _ | 4.7 | _ | mA |
| | | peripherals disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 36 MHz, CPU clock off, All | _ | 12.6 | - | mA |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 36 MHz, CPU clock off, All | _ | 4.1 | — | mΑ |
| | | peripherals disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 24 MHz, CPU clock off, All | _ | 9.1 | — | m/ |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 24 MHz, CPU clock off, All | _ | 3.4 | _ | m/ |
| | | peripherals disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 16 MHz, CPU clock off, All | _ | 6.8 | _ | m/ |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 16 MHz, CPU clock off, All | _ | 3 | _ | m/ |
| | | peripherals disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 8 MHz, CPU clock off, All | _ | 4.4 | — | m/ |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ | | | | |
| | | System Clock = 8 MHz, CPU clock off, All | _ | 2.3 | _ | m/ |
| | | peripherals disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power | | | | |
| | Supply current | mode, IRC40K off, RTC off, All GPIOs | _ | 585 | - | μΑ |
| | (Deep-Sleep | analog mode | | | | |
| | mode) | $V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power}$ | | | | |
| | , | mode, IRC40K off, RTC off, All GPIOs | _ | 573 | - | μΑ |
| | | analog mode | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$ | | 7.8 | 22 | 11.4 |
| | Supply current | RTC on | _ | 7.0 | ~~ | μA |
| Supply current | | <u> </u> | | l | l | 1 |
| | (Standby mode) | V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K on, | | | | |



| | | | Typ ⁽¹⁾ Max | | | |
|------------------|--------------------------|--|------------------------|-----------------------|--|------|
| Symbol Parameter | | Conditions | T _A = 25°C | T _A = 85°C | = T _A = C 25°C — — — — — — | Unit |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,}$ RTC off | _ | 6.2 | _ | μA |
| | | V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on | ı | 16.6 | _ | μA |
| Іват | Battery supply | V_{DD} off, V_{DDA} off, $V_{\text{BAT}} = 3.3 \text{ V}$, LXTAL on with external crystal, RTC on | l | 12.6 | | μΑ |
| IBAI | current (Backup mode) | V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on | _ | 5.9 | _ | μΑ |
| | | V_{DD} off, V_{DDA} off, $V_{BAT} = 1.8$ V, LXTAL on with external crystal, RTC on | l | 2 | _ | μΑ |

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for T_A and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.

Figure 4-2. Typical supply current consumption in Run mode








Figure 4-3. Typical supply current consumption in Sleep mode

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-8. EMS characteristics(1)</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-8. EMS characteristics(1)

| Symbol | Parameter | Conditions | Level/Class | |
|------------------|---|---|-------------|--|
| | Voltage applied to all device pins to | V _{DD} = 3.3 V, T _A = + 25 °C | | |
| V _{ESD} | induce a functional disturbance | LQFP144, f _{HCLK} = 108 MHz | 3B | |
| | induce a functional disturbance | conforms to IEC 61000-4-2 | | |
| | Fast transient voltage burst applied to | V _{DD} = 3.3 V, T _A = +25 °C | | |
| V_{FTB} | induce a functional disturbance through | LQFP144, f _{HCLK} = 108 MHz | 4A | |
| | 100 pF on V_{DD} and V_{SS} pins | conforms to IEC 61000-4-4 | | |

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-9. Power supply supervisor characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|---------------------------------------|-------------------------------|-----|------|-----|------|
| | | LVDT<2:0> = 000(rising edge) | | 2.19 | _ | |
| V _{LVD} ⁽¹⁾ | Low voltage Detector level selection | LVDT<2:0> = 000(falling edge) | | 2.08 | _ | V |
| | | LVDT<2:0> = 001(rising edge) | _ | 2.29 | _ | |



| | | | _ | _ | | |
|--------------------------------------|-------------------------------|-------------------------------|-----|------|-----|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| | | LVDT<2:0> = 001(falling edge) | _ | 2.19 | _ | |
| | | LVDT<2:0> = 010(rising edge) | _ | 2.39 | _ | |
| | | LVDT<2:0> = 010(falling edge) | _ | 2.29 | _ | |
| | | LVDT<2:0> = 011(rising edge) | _ | 2.5 | _ | |
| | | LVDT<2:0> = 011(falling edge) | _ | 2.39 | _ | |
| | | LVDT<2:0> = 100(rising edge) | _ | 2.6 | _ | |
| | | LVDT<2:0> = 100(falling edge) | _ | 2.48 | _ | |
| | | LVDT<2:0> = 101(rising edge) | _ | 2.68 | _ | |
| | | LVDT<2:0> = 101(falling edge) | _ | 2.58 | _ | |
| | | LVDT<2:0> = 110(rising edge) | _ | 2.79 | _ | |
| | | LVDT<2:0> = 110(falling edge) | _ | 2.68 | _ | |
| | | LVDT<2:0> = 111(rising edge) | _ | 2.89 | _ | |
| | | LVDT<2:0> = 111(falling edge) | _ | 2.78 | _ | |
| V _{LVDhyst} ⁽²⁾ | LVD hystersis | _ | _ | 100 | _ | mV |
| V _{POR} ⁽¹⁾ | Power on reset threshold | | _ | 2.40 | _ | V |
| V _{PDR} ⁽¹⁾ | Power down reset threshold | _ | _ | 1.85 | | ٧ |
| V _{PDRhyst} ⁽²⁾ | PDR hysteresis | | _ | 550 | _ | mV |
| t _{RSTTEMPO} ⁽²⁾ | Reset temporization | | _ | 2 | _ | ms |

⁽¹⁾ Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-10. ESD characteristics(1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------|-------------------------------|---------------------------------|-----|-----|------|------|
| \/ | Electrostatic discharge | arge $T_A = 25 ^{\circ}C;$ | | 0.0 | 2000 | V |
| VESD(HBM) | voltage (human body model) | JS-001-2014 | | _ | 3000 | V |
| \/ | Electrostatic discharge | T _A = 25 °C; | | | E00 | V |
| VESD(CDM) | voltage (charge device model) | device model) JS-002-2014 — 500 | V | | | |

⁽²⁾ Guaranteed by design, not tested in production.



(1) Based on characterization, not tested in production.

Table 4-11. Static latch-up characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|----------------------------------|--------------------------------|-----|-----|------|------|
| LU | I-test | T _A = 25 °C; JESD78 | | _ | ±100 | mA |
| LO | V _{supply} over voltage | TA = 25 C, JESD76 | _ | _ | 5.4 | ٧ |

⁽¹⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|----------------------------------|---|-----|------|-----|------|
| f _{HXTAL} ⁽¹⁾ | Crystal or ceramic frequency | $2.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ | 3 | 8 | 25 | MHz |
| R _F ⁽²⁾ | Feedback resistor | V _{DD} = 3.3 V | _ | 400 | _ | kΩ |
| | Recommended matching | | | | | |
| C _{HXTAL} ^{(2) (3)} | capacitance on OSCIN and | _ | _ | 20 | 30 | pF |
| | OSCOUT | | | | | |
| Ducy _(HXTAL) ⁽²⁾ | Crystal or ceramic duty cycle | | 30 | 50 | 70 | % |
| g _m (2) | Oscillator transconductance | Startup | _ | 35 | | mA/V |
| I _{DDHXTAL} (1) | Crystal or ceramic operating | $V_{DD} = 3.3 V$, | | 1.6 | | mA |
| IDDHXTAL\ / | current | T _A = 25 °C | _ | 1.0 | | IIIA |
| tsuhxtal ⁽¹⁾ | Crystal or ceramic startup time | $V_{DD} = 3.3 V$, | | 0.68 | | me |
| LSUHXTAL (**) | orystal of Gerainic Startup time | T _A = 25 °C | | 0.00 | | ms |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------------|----------------------------|---|---------------------|-----|---------------------|--------|
| f _{HXTAL_ext} (1) | External clock source or | 2.6 V ≤ V _{DD} ≤ 3.6 V | 1 | | 50 | MHz |
| THXTAL_ext\'' | oscillator frequency | 2.0 V \(\text{VDD} \(\text{DD} \(\text{S} \).0 V | ľ | | 50 | IVIITZ |
| V _{HXTALH} (2) | OSCIN input pin high level | | 0.7 V _{DD} | | V_{DD} | V |
| V HXTALH(=/ | voltage | V _{DD} = 3.3 V | 0.7 VDD | | טט ע | V |
| V _{HXTALL} ⁽²⁾ | OSCIN input pin low level | V – 3.3 V | Vss | | 0.3 V _{DD} | V |
| VHXIALL\-/ | voltage | | V 55 | _ | U.3 VDD | V |
| t _{H/L(HXTAL)} (2) | OSCIN high or low time | _ | 5 | _ | _ | ns |
| t _{R/F(HXTAL)} (2) | OSCIN rise or fall time | | _ | _ | 10 | ns |
| C _{IN} ⁽²⁾ | OSCIN input capacitance | | _ | 5 | _ | pF |
| Ducy _(HXTAL) (2) | Duty cycle | _ | 40 | _ | 60 | % |

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{\text{HXTAL1}} = C_{\text{HXTAL2}} = 2^*(C_{\text{LOAD}} - C_{\text{S}})$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_{S} , it is PCB and MCU pin stray capacitance.



(2) Guaranteed by design, not tested in production.

Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---|--|-------------------------|-----|--------|-----|------|
| f _{LXTAL} ⁽¹⁾ | Crystal or ceramic frequency | V _{DD} = 3.3 V | | 32.768 | - | kHz |
| C _{LXTAL} ^{(2) (3)} | Recommended matching capacitance on OSC32IN and OSC32OUT | _ | _ | 10 | _ | pF |
| Ducy _(LXTAL) ⁽²⁾ | Crystal or ceramic duty cycle | I | 30 | | 70 | % |
| g _m (2) | Oscillator transconductance | | | 11 | | μA/V |
| IDDLXTAL (1) | Crystal or ceramic operating current | | | 11.6 | | μA |
| t _{SULXTAL} ⁽¹⁾ (4) | Crystal or ceramic startup time | | _ | 0.39 | _ | s |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4) tsulxtal is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------------|---|-------------------------|---------------------|--------|---------------------|------|
| f _{LXTAL_ext} (1) | External clock source or oscillator frequency | V _{DD} = 3.3 V | _ | 32.768 | 1000 | kHz |
| V _{LXTALH} ⁽²⁾ | OSC32IN input pin high level voltage | | 0.7 V _{DD} | l | V_{DD} | |
| V _{LXTALL} ⁽²⁾ | OSC32IN input pin low level voltage | 1 | Vss | 1 | 0.3 V _{DD} | V |
| t _{H/L(LXTAL)} (2) | OSC32IN high or low time | I | 450 | | | |
| t _{R/F(LXTAL)} (2) | OSC32IN rise or fall time | | _ | | 50 | ns |
| C _{IN} ⁽²⁾ | OSC32IN input capacitance | | _ | 5 | | pF |
| Ducy _(LXTAL) (2) | Duty cycle | _ | 30 | 50 | 70 | % |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.8. Internal clock characteristics

Table 4-16. High speed internal clock (IRC8M) characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|--|---|------|------|------|------|
| | High Speed Internal | | | | | |
| f _{IRC8M} | Oscillator (IRC8M) | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | _ | 8 | _ | MHz |
| | frequency | | | | | |
| | IDCOM appillator Fraguency | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | -2.5 | | +2.5 | % |
| | IRC8M oscillator Frequency accuracy, Factory-trimmed | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$ | -2.5 | _ | +2.5 | 70 |
| ACC _{IRC8M} | | $V_{DD} = V_{DDA} = 3.3 \text{ V, T}_{A} = 25 ^{\circ}\text{C}$ | -1.0 | _ | +1.0 | % |
| ACCIRC8M | IRC8M oscillator Frequency | | | | | |
| | accuracy, User trimming | _ | _ | 0.5 | _ | % |
| | step ⁽¹⁾ | | | | | |
| Ducy _{IRC8M} (2) | IRC8M oscillator duty cycle | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | 45 | 50 | 55 | % |
| (1) | IRC8M oscillator operating | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | 60 | | |
| IDDAIRC8M ⁽¹⁾ | current | T _A = 25 °C | | 62 | | μA |
| t (1) | IRC8M oscillator startup | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | 0.64 | | |
| t _{SUIRC8M} ⁽¹⁾ | time | T _A = 25 °C | _ | 0.64 | | μs |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-17. Low speed internal clock (IRC40K) characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|-------------------------------|--|-----|-----|-----|------|
| f _{IRC40K} ⁽¹⁾ | Low Speed Internal oscillator | $V_{DD} = V_{DDA} = 3.3 V$, | | 40 | | kHz |
| IIRC40K\ | (IRC40K) frequency | $T_A = -40^{\circ}C \sim +85^{\circ}C$ | _ | 40 | | K/1Z |
| IDDAIRC40K ⁽²⁾ | IRC40K oscillator operating | $V_{DD} = V_{DDA} = 3.3 V$, | | 1.2 | _ | μA |
| IDDAIRC40K\-/ | current | T _A = 25 °C | | | | |
| + (2) | IRC40K oscillator startup | $V_{DD} = V_{DDA} = 3.3 V$, | | 124 | | |
| t _{SUIRC40K} ⁽²⁾ | time | T _A = 25 °C | | 124 | | μs |

⁽¹⁾ Guaranteed by design, not tested in production.

4.9. PLL characteristics

Table 4-18. PLL characteristics

| Symbol | Parameter Conditions | | Min | Тур | Max | Unit |
|-------------------------|----------------------------|---|-----|-----|-----|--------|
| f _{PLLIN} (1) | PLL input clock frequency | _ | 1 | _ | 25 | MHz |
| f _{PLLOUT} (2) | PLL output clock frequency | _ | 16 | _ | 108 | MHz |
| f _{VCO} (2) | PLL VCO output clock | | 20 | | 246 | NAL I- |
| IVCO(=) | frequency | _ | 32 | _ | 216 | MHz |
| t _{LOCK} (2) | PLL lock time | _ | _ | _ | 300 | μs |

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-19. PLL1 characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|----------------------------|------------|-----|-----|-----|-------|
| f _{PLLIN} ⁽¹⁾ | PLL input clock frequency | _ | 1 | _ | 25 | MHz |
| f _{PLLOUT} (2) | PLL output clock frequency | _ | 16 | _ | 108 | MHz |
| f _{VCO} (2) | PLL VCO output clock | | 20 | | 200 | NALI- |
| IVCO(=) | frequency | _ | 32 | _ | 200 | MHz |
| t _{LOCK} (2) | PLL lock time | _ | _ | _ | 300 | μs |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-20. PLL2 characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|----------------------------|------------|-----|-----|-----|-------|
| f _{PLLIN} (1) | PLL input clock frequency | _ | 1 | _ | 25 | MHz |
| f _{PLLOUT} (2) | PLL output clock frequency | _ | 16 | _ | 120 | MHz |
| f _{VCO} ⁽²⁾ | PLL VCO output clock | | 32 | | 200 | MHz |
| IVCO(-) | frequency | _ | 32 | _ | 200 | IVITZ |
| t _{LOCK} (2) | PLL lock time | _ | _ | _ | 300 | μs |

⁽¹⁾ Based on characterization, not tested in production.

4.10. Memory characteristics

Table 4-21. Flash memory characteristics

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ ⁽¹⁾ | Max ⁽²⁾ | Unit |
|---------------------------|----------------------------|--|--------------------|--------------------|------------------------|-------------|
| | Number of guaranteed | | | | | kovolo |
| PEcyc | program /erase cycles | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | 100 | _ | _ | kcycle s |
| | before failure (Endurance) | | | | | 5 |
| t _{RET} | Data retention time | _ | _ | 20 | _ | years |
| tprog | Word programming time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | _ | 37.5 | 105/170 ⁽³⁾ | μs |
| terase | Page erase time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | _ | 50 | 400/500 ⁽⁴⁾ | ms |
| t _{MERASE(64K)} | Mass erase time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | _ | 0.6 | 6 | s |
| t _{MERASE(128K)} | Mass erase time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | _ | 1.2 | 12 | s |
| t _{MERASE(256K)} | Mass erase time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | _ | 2.4 | 24 | s |
| tmerase(512K) | Mass erase time | T _A = -40 °C ~ +85 °C | _ | 8 | 64 | s |
| t _{MERASE(1MB)} | Mass erase time | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | _ | 16 | 128 | s |

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Flash memory <= 256K is 105 us and flash memory >256K is 170 us.

⁽⁴⁾ Flash memory<= 256K is 400 ms and flash memory >256K is 500 ms.




4.11. NRST pin characteristics

Table 4-22. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|------------------------------------|------------------------------------|--------------|-----|---------------------|------|
| V _{IL(NRST)} ⁽¹⁾ | NRST Input low level voltage | | -0.3 | _ | 0.3 V _{DD} | ., |
| V _{IH(NRST)} ⁽¹⁾ | NRST Input high level voltage | $V_{DD} = V_{DDA} = 2.6 \text{ V}$ | $0.7 V_{DD}$ | _ | $V_{DD} + 0.3$ | V |
| V _{hyst} ⁽¹⁾ | Schmidt trigger Voltage hysteresis | | _ | 350 | | mV |
| V _{IL(NRST)} ⁽¹⁾ | NRST Input low level voltage | | -0.3 | _ | 0.3 V _{DD} | |
| V _{IH(NRST)} ⁽¹⁾ | NRST Input high level voltage | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | $0.7 V_{DD}$ | _ | $V_{DD} + 0.3$ | V |
| V _{hyst} ⁽¹⁾ | Schmidt trigger Voltage hysteresis | | _ | 360 | | mV |
| V _{IL(NRST)} ⁽¹⁾ | NRST Input low level voltage | | -0.3 | | 0.3 V _{DD} | ., |
| V _{IH(NRST)} ⁽¹⁾ | NRST Input high level voltage | $V_{DD} = V_{DDA} = 3.6 \text{ V}$ | $0.7 V_{DD}$ | _ | $V_{DD} + 0.3$ | V |
| V _{hyst} ⁽¹⁾ | Schmidt trigger Voltage hysteresis | | _ | 370 | | mV |
| R _{pu} ⁽²⁾ | Pull-up equivalent resistor | _ | _ | 40 | | kΩ |

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-4. Recommended external NRST pin circuit⁽¹⁾



(1) Unless the voltage on NRST pin go below VIL(NRST) level, the device would not generate a reliable reset.

4.12. **GPIO** characteristics

Table 4-23. I/O port DC characteristics(1) (3)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|---|--|---------|-----|---------------------|------|
| | Standard IO Low level input voltage | $2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$ | | | 0.3 V _{DD} | ٧ |
| VIL | 5V-tolerant IO Low level | 2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V | _ | _ | 0.3 V _{DD} | V |
| | input voltage Standard IO Low level input | 2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V | 0.7 Vpp | | | V |
| ViH | voltage | $2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$ | | | _ | V |

⁽²⁾ Guaranteed by design, not tested in production.



GD32F105xx Datasheet

| | | | | GD3ZF | 103 | Datas | SHICC | |
|--------------------------------|---------------------------|-----------------|-----------------------------------|-------|------|-------|-------|--|
| Symbol | Parai | meter | Conditions | Mir | Тур | Max | Unit | |
| | input v | oltage/ | | | | | | |
| - (2) | Internal pull- | All pins | V _{IN} = V _{SS} | _ | 40 | _ | | |
| R _{PU} ⁽²⁾ | up resistor | PA10 | _ | _ | 10 | _ | kΩ | |
| D (2) | Internal pull- | All pins | $V_{IN} = V_{DD}$ | _ | 40 | _ | | |
| $R_{PD}^{(2)}$ | down resistor | PA10 | _ | _ | 10 | _ | kΩ | |
| | | | IO_Speed=50MHz | | | | | |
| | Low level out | out voltage for | V _{DD} = 2.6V | | 0.27 | _ | | |
| | an IC |) Pin | V _{DD} = 3.3 V | _ | 0.23 | _ | | |
| | (I _{IO} = +8 mA) | | V _{DD} = 3.6V | _ | 0.22 | _ | | |
| | Low level out | out voltage for | | | | | | |
| V_{OL} | an IC |) Pin | V _{DD} = 2.6V | _ | 0.43 | _ | V | |
| | (I _{IO} = - | +12mA) | | | | | | |
| | Low level out | out voltage for | V _{DD} = 3.3 V | | 0.66 | _ | | |
| | an IC |) Pin | V DD - 0.0 V | | 0.00 | | | |
| | (I _{IO} = + | 20 mA) | $V_{DD} = 3.6V$ | - | 0.61 | _ | | |
| | High level or | utput voltage | V _{DD} = 2.6V | _ | 2.3 | _ | | |
| | for an | IO Pin | V _{DD} = 3.3 V | _ | 3.05 | _ | | |
| | (I _{IO} = + | +8 mA) | V _{DD} = 3.6V | _ | 3.36 | _ | 1 | |
| | High level or | utput voltage | | | | | | |
| Vон | for an | IO Pin | V _{DD} = 2.6V | _ | 2.21 | _ | V | |
| | (I _{IO} = + | +10 mA) | | | | | | |
| | High level or | utput voltage | V _{DD} = 3.3 V | _ | 2.59 | _ | | |
| | for an | IO Pin | V DD - 0.0 V | | 2.00 | | | |
| | (I _{IO} = + | 20 mA) | $V_{DD} = 3.6V$ | - | 2.95 | _ | | |
| | | | IO_Speed=10MHz | | | | | |
| | Low level out | out voltage for | V _{DD} = 2.6V | _ | 0.43 | _ | | |
| | an IC |) Pin | V _{DD} = 3.3 V | _ | 0.36 | _ | | |
| | (I _{IO} = + | +8 mA) | V _{DD} = 3.6V | _ | 0.34 | _ | ٦,, | |
| V_{OL} | Low level out | out voltage for | V _{DD} = 2.6V | _ | _ | _ | V | |
| | an IC |) Pin | V _{DD} = 3.3 V | _ | 0.78 | _ | | |
| | (I _{IO} = + | 15 mA) | V _{DD} = 3.6V | _ | 0.72 | _ | | |
| | High level or | utput voltage | V _{DD} = 2.6V | _ | 2.06 | _ | | |
| | for an | IO Pin | V _{DD} = 3.3 V | _ | 2.87 | _ | | |
| | (I _{IO} = + | +8 mA) | V _{DD} = 3.6V | _ | 3.2 | _ | | |
| Voh | High level or | utput voltage | V _{DD} = 2.6V | _ | _ | _ | V | |
| | | IO Pin | V _{DD} = 3.3 V | _ | 2.39 | _ | | |
| | (I _{IO} = +15mA) | | V _{DD} = 3.6V | _ | 2.77 | _ | | |
| | | | IO_Speed=2MHz | | | ı | | |
| | Low level out | put voltage for | - | | 0.44 | _ | | |
| Vol | | O Pin | V _{DD} = 3.3 V | _ | 0.36 | _ | V | |
| | | +4 mA) | V _{DD} = 3.6V | _ | 0.34 | _ | 1 | |
| | (110 - 1 111/1) | | | | l | | | |



GD32F105xx Datasheet

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|---------------------------|-------------------------|-----|------|-----|------|
| | High level output voltage | V _{DD} = 2.6V | _ | 2.22 | | |
| Vон | for an IO Pin | V _{DD} = 3.3 V | _ | 2.99 | _ | V |
| | $(I_{IO} = +4mA)$ | V _{DD} = 3.6V | _ | 3.31 | _ | |


- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-24. I/O port AC characteristics(1)(2)(4)

| GPIOx_MDy[1:0] bit value ⁽³⁾ | Parameter | Conditions | Тур | Unit |
|--|--------------------------------------|---|------|------|
| GPIOx CTL->MDv[1:0]=10 | | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$ | 49.2 | |
| (IO Speed = 2MHz) | T_{Rise}/T_{Fall} | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$ | 60 | ns |
| (10_Speed = 21/11 12) | | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$ | 70.4 | |
| CDIOV CTL MDvI4.01 04 | | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$ | 23.4 | |
| GPIOx_CTL->MDy[1:0] = 01 | T _{Rise} /T _{Fall} | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$ | 27 | ns |
| (IO_Speed = 10MHz) | | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$ | 32 | |
| CDIOv CTI > MDv[1:0]_11 | | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$ | 3.3 | |
| GPIOx_CTL->MDy[1:0]=11 (IO_Speed = 50MHz) | T_{Rise}/T_{Fall} | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$ | 3.5 | ns |
| | | $2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$ | 3.6 | |

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3) The I/O speed is configured using the GPIOx_CTL -> MDy[1:0] bits.
- (4) Only for reference, Depending on user's design.

Figure 4-5. I/O port AC characteristics definition



4.13. ADC characteristics

Table 4-25. ADC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|----------------------------|-------------------------|-----|-----|------------------|------|
| $V_{DDA}^{(1)}$ | Operating voltage | | 2.6 | 3.3 | 3.6 | V |
| $V_{IN}^{(1)}$ | ADC input voltage range | 16 external; 2 internal | 0 | _ | V_{REF} | V |
| V _{REF+} (2) | Positive Reference Voltage | _ | 2.6 | _ | V _{DDA} | V |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------------|--|---------------------------------|------|------------------|-------|------------------------|
| V _{REF-} (2) | Negative Reference Voltage | | | V _{SSA} | | V |
| f _{ADC} ⁽¹⁾ | ADC clock | | 0.6 | _ | 14 | MHz |
| fs ⁽¹⁾ | Sampling rate | 12-bit | 0.04 | _ | 1 | MSP S |
| Rain ⁽²⁾ | External input impedance | See Equation 1 | _ | _ | 219.8 | kΩ |
| R _{ADC} ⁽²⁾ | Input sampling switch resistance | _ | _ | _ | 0.5 | kΩ |
| C _{ADC} ⁽²⁾ | Input sampling capacitance | No pin/pad capacitance included | _ | _ | 8 | pF |
| t _{CAL} ⁽²⁾ | Calibration time | f _{ADC} = 14 MHz | _ | 7.28 | _ | μs |
| t _s (2) | Sampling time | f _{ADC} = 14 MHz | 0.11 | _ | 17.11 | μs |
| t _{CONV} ⁽²⁾ | Total conversion time(including sampling time) | 12-bit | _ | 14 | _ | 1/ f _{ADC} |
| t _{SU} (2) | Startup time | _ | | _ | 1 | μS |

⁽¹⁾ Based on characterization, not tested in production.

Equation 1: R_{AIN} max formula
$$R_{AIN} < \frac{T_s}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above ($\underline{\textit{Equation 1}}$) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-26. ADC $R_{AIN max}$ for $f_{ADC} = 14 MHz$

| T _s (cycles) | t _s (μs) | R _{AIN max} (kΩ) |
|-------------------------|---------------------|---------------------------|
| 1.5 | 0.11 | 0.8 |
| 7.5 | 0.54 | 6.4 |
| 13.5 | 0.96 | 11.9 |
| 28.5 | 2.04 | 25.7 |
| 41.5 | 2.96 | 37.6 |
| 55.5 | 3.96 | 50.5 |
| 71.5 | 5.11 | 65.2 |
| 239.5 | 17.11 | 219.8 |

4.14. Temperature sensor characteristics

Table 4-27. Temperature sensor characteristics(1)

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------|-----------------------------------|-----|------|-----|------------|
| T∟ | VSENSE linearity with temperature | _ | ±1.5 | | $^{\circ}$ |
| Avg_Slope | Average slope | _ | 4.1 | _ | mV/°C |
| V ₂₅ | Voltage at 25 °C | _ | 1.45 | _ | V |

⁽²⁾ Guaranteed by design, not tested in production.



| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------|--|-----|------|-----|------|
| ts_temp (2) | ADC sampling time when reading the temperature | | 17.1 | | μs |

⁽¹⁾ Based on characterization, not tested in production.

4.15. DAC characteristics

Table 4-28. DAC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------------|--|--|-----|------|--------------------|----------|
| V _{DDA} ⁽¹⁾ | Operating voltage | _ | 2.6 | 3.3 | 3.6 | V |
| V _{REF+} (2) | Positive Reference Voltage | _ | 2.6 | | V_{DDA} | V |
| V _{REF-} (2) | Negative Reference Voltage | _ | _ | Vssa | _ | V |
| R _{LOAD} ⁽²⁾ | Load resistance | Resistive load with buffer ON | 5 | _ | _ | kΩ |
| Ro ⁽²⁾ | Impedance output with buffer OFF | _ | _ | _ | 15 | kΩ |
| C _{LOAD} (2) | Load capacitance | No pin/pad capacitance included | _ | _ | 50 | pF |
| DAC_OUT min ⁽²⁾ | Lower DAC_OUT voltage with buffer ON | _ | 0.2 | _ | | V |
| DAC_OUT max ⁽²⁾ | Higher DAC_OUT voltage with buffer ON | _ | _ | _ | V _{DDA} - | V |
| DAC_OUT min ⁽²⁾ | Lower DAC_OUT voltage with buffer OFF | _ | _ | 0.5 | _ | mV |
| DAC_OUT max ⁽²⁾ | Higher DAC_OUT voltage with buffer OFF | _ | | _ | V _{DDA} - | V |
| I _{DDA} ⁽¹⁾ | DAC current consumption | With no load, middle code(0x800) on the input, V _{REF+} = 3.6 V | _ | 550 | _ | μΑ |
| IDDA\'' | in quiescent mode | With no load, worst code(0xF1C) on the input, V _{REF+} = 3.6 V | _ | 600 | _ | μΑ |
| 1 (1) | DAC current consumption | With no load, middle code(0x800) on the input, V _{REF+} = 3.6 V | _ | 86 | _ | μΑ |
| IDDVREF+ ⁽¹⁾ | in quiescent mode | With no load, worst code(0xF1C) on the input, V _{REF+} = 3.6 V | _ | 298 | _ | μА |
| T _{setting} (1) | Settling time | C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ | _ | 0.3 | 1 | μs |
| T _{wakeup} (2) | Wakeup from off state | _ | _ | 5 | 10 | μs |
| Update | Max frequency for a correct | C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ | | | 4 | MS/s |

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.



GD32F105xx Datasheet

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|------------------------|------------|-----|-----|-----|------|
| rate ⁽²⁾ | DAC_OUT change from | | | | | |
| | code i to i±1LSBs | | | | | |
| | Power supply rejection | | | | | |
| PSRR ⁽²⁾ | ratio | _ | 55 | 80 | _ | dB |
| | (to V _{DDA}) | | | | | |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

4.16. I2C characteristics


Table 4-29. I2C characteristics(1)(2)

| Complete | Downwortow | Conditions | Standar | Standard mode Fast mode | | Fast mode | |
|-------------------------|---|------------|---------|-------------------------|-----|-----------|------|
| Symbol | Parameter | Conditions | Min | Max | Min | Max | Unit |
| t _{SCL(H)} | SCL clock high time | _ | 4.0 | _ | 0.6 | _ | μs |
| t _{SCL(L)} | SCL clock low time | _ | 4.7 | _ | 1.3 | _ | μs |
| t _{su(SDA)} | SDA setup time | _ | 250 | _ | 100 | _ | ns |
| t _{h(SDA)} | SDA data hold time | _ | 0(3) | 3450 | 0 | 900 | ns |
| t _{r(SDA/SCL)} | SDA and SCL rise time | _ | _ | 1000 | _ | 300 | ns |
| t _{f(SDA/SCL)} | SDA and SCL fall time | 1 | _ | 300 | _ | 300 | ns |
| t _{h(STA)} | Start condition hold time | _ | 4.0 | _ | 0.6 | _ | μs |
| t _{s(STA)} | Repeated Start condition setup time | - | 4.7 | _ | 0.6 | _ | μs |
| t _{s(STO)} | Stop condition setup time | | 4.0 | _ | 0.6 | _ | μs |
| t _{buff} | Stop to Start condition time (bus free) | _ | 4.7 | _ | 1.3 | _ | μs |

- (1) Guaranteed by design, not tested in production.
- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.



Figure 4-6. I2C bus timing diagram



4.17. SPI characteristics

Table 4-30. Standard SPI characteristics(1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--------------------------|---|-------|-------|-------|------|
| fsck | SCK clock frequency | _ | _ | ١ | 27 | MHz |
| tsck(H) | SCK clock high time | Master mode, f _{PCLKx} = 108 MHz, presc = 4 | 35.13 | 37.13 | 39.13 | ns |
| t _{SCK(L)} | SCK clock low time | Master mode, f _{PCLKx} = 108 MHz, presc = 4 | 35.13 | 37.13 | 39.13 | ns |
| | | SPI master mode | | | | |
| t _{V(MO)} | Data output valid time | _ | _ | | 8 | ns |
| t _{SU(MI)} | Data input setup time | _ | 1 | | _ | ns |
| t _{H(MI)} | Data input hold time | _ | 0 | | _ | ns |
| | | SPI slave mode | | | | |
| t _{SU(NSS)} | NSS enable setup time | _ | 0 | _ | | ns |
| t _{H(NSS)} | NSS enable hold time | _ | 1 | _ | | ns |
| t _{A(SO)} | Data output access time | _ | _ | 9 | | ns |
| t _{DIS(SO)} | Data output disable time | _ | _ | 11 | | ns |
| t _{V(SO)} | Data output valid time | _ | _ | 11 | _ | ns |
| tsu(si) | Data input setup time | _ | 0 | | _ | ns |
| t _{H(SI)} | Data input hold time | _ | 1 | _ | _ | ns |

⁽¹⁾ Based on characterization, not tested in production.







Figure 4-7. SPI timing diagram - master mode

Figure 4-8. SPI timing diagram - slave mode



4.18. I2S characteristics

Table 4-31. I2S characteristics(1)(2)


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|-----------------|-----------------------------|-----|------|-----|--------|
| four | Clock frequency | Master mode (data: 32 bits, | | 6.25 | | MHz |
| TCK | Clock frequency | Audio frequency = 96 kHz) | _ | 0.23 | | IVIITZ |

GD32F105xx Datasheet

| | | Slave mode | 0 | _ | 12.5 | |
|------------------------|----------------------------------|--|---|----|------|----|
| t _H | Clock high time | | _ | 80 | _ | ns |
| t∟ | Clock low time | _ | _ | 80 | _ | ns |
| t _{V(WS)} | WS valid time | Master mode | _ | 3 | _ | ns |
| t _{H(WS)} | WS hold time | Master mode | _ | 3 | _ | ns |
| tsu(ws) | WS setup time | Slave mode | 0 | _ | _ | ns |
| t _{H(WS)} | WS hold time | Slave mode | 2 | _ | _ | ns |
| Ducy _(SCK) | I2S slave input clock duty cycle | Slave mode | _ | 50 | | % |
| tsu(SD_MR) | Data input setup time | Master mode | 1 | _ | _ | ns |
| t _{su(SD_SR)} | Data input setup time | Slave mode | 0 | _ | _ | ns |
| t _{H(SD_MR)} | Data input hold time | Master receiver | 0 | _ | _ | ns |
| t _{H(SD_SR)} | Data input hold time | Slave receiver | 1 | _ | _ | ns |
| t _{v(SD_ST)} | Data output valid time | Slave transmitter (after enable edge) | _ | _ | 5 | ns |
| th(SD_ST) | Data output hold time | Slave transmitter (after enable edge) | 6 | _ | _ | ns |
| t _{v(SD_MT)} | Data output valid time | Master transmitter (after enable edge) | _ | _ | 5 | ns |
| t _{h(SD_MT)} | Data output hold time | Master transmitter (after enable edge) | 0 | _ | _ | ns |

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-9. I2S timing diagram - master mode



⁽²⁾ Based on characterization, not tested in production.

th(SD_ST)



CPOL=0
CPOL=1
WS input

tv(SD_ST)

 $t_{H}(SD_SR)$

Figure 4-10. I2S timing diagram - slave mode

tsu(ws)

D[0]

tsu(sd_sr)

4.19. USART characteristics

SD transmit

SD receive

Table 4-32. USART characteristics(1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|---------------------|-------------------------------|------|-----|------|------|
| f _{SCK} | SCK clock frequency | $f_{PCLKx} = 108 \text{ MHz}$ | | _ | 13.5 | MHz |
| t _{SCK(H)} | SCK clock high time | f _{PCLKx} = 108 MHz | 37.0 | _ | _ | ns |
| t _{SCK(L)} | SCK clock low time | f _{PCLKx} = 108 MHz | 37.0 | | _ | ns |

⁽¹⁾ Guaranteed by design, not tested in production.

4.20. CAN characteristics

Refer to <u>Table 4-23. I/O port DC characteristics</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

4.21. USBFS characteristics

Table 4-33. USBFS start up time

| Symbol | Parameter | Max | Unit |
|-------------------------|--------------------|-----|------|
| tstartup ⁽¹⁾ | USBFS startup time | 1 | μs |

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-34. USBFS DC electrical characteristics

GD32F105xx Datasheet

| Symbol | | Parameter | Conditions | Min | Тур | Max | Unit | |
|--------------------------------|-----------------|---------------------------------|---|------|--------|------|------|--|
| | V_{DD} | USBFS operating voltage | _ | 3 | _ | 3.6 | | |
| Input | V _{DI} | Differential input sensitivity | _ | 0.2 | _ | _ | ٧ | |
| levels ⁽¹⁾ | V_{CM} | Differential common mode range | Includes V _{DI} range | 0.8 | _ | 2.5 | | |
| | VsE | Single ended receiver threshold | _ | 0.8 | _ | 2.0 | | |
| Output | V_{OL} | Static output level low | $R_L of 1.0 \; k\Omega$ to $3.6 \; V$ | _ | 0.064 | 0.3 | V | |
| levels (2) | V _{OH} | Static output level high | R_L of 15 k Ω to VSS | 2.8 | 3.3 | 3.6 | | |
| R _{PD} ⁽²⁾ | | PA11, PA12(USB_DM/DP) | VIN = VDD | 17 | 20.574 | 24 | | |
| | | PA9(USB_VBUS) | VIN — VDD | 0.65 | _ | 2.0 | kΩ | |
| R _{PU} ⁽²⁾ | | PA11, PA12(USB_DM/DP) | V. = V. | 1.5 | 1.585 | 2.1 | | |
| | | PA9(USB_VBUS) | V _{IN} = V _{SS} | 0.25 | 0.326 | 0.55 | | |


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-35. USBFS electrical characteristics(1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------------------|--------------------------------|-----|-----|-----|------|
| t _R | Rise time | $C_L = 50 pF$ | 4 | | 20 | ns |
| t _F | Fall time | $C_L = 50 pF$ | 4 | _ | 20 | ns |
| t _{RFM} | Rise/fall time matching | t _R /t _F | 90 | _ | 110 | % |
| Vcrs | Output signal crossover voltage | _ | 1.3 | _ | 2.0 | V |

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-11. USBFS timings: definition of data signal rise and fall time



4.22. EXMC characteristics

Table 4-36. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

| Symbol | Parameter | Min | Max | Unit |
|----------------------------|----------------------------------|------|-----|------|
| t _{w(CLK)} | EXMC_CLK period | 36.8 | _ | ns |
| t _{d(CLKL-NExL)} | EXMC_CLK low to EXMC_NEx low | 0 | _ | ns |
| t _{d(CLKH-NExH)} | EXMC_CLK high to EXMC_NEx high | 18.4 | _ | ns |
| t _{d(CLKL-NADVL)} | EXMC_CLK low to EXMC_NADV low | 0 | _ | ns |
| td(CLKL-NADVH) | EXMC_CLK low to EXMC_NADV high | 0 | _ | ns |
| t _{d(CLKL-AV)} | EXMC_CLK low to EXMC_Ax valid | 0 | _ | ns |
| t _{d(CLKH-AIV)} | EXMC_CLK high to EXMC_Ax invalid | 18.4 | _ | ns |
| t _{d(CLKL-NOEL)} | EXMC_CLK low to EXMC_NOE low | 0 | _ | ns |

⁽²⁾ Based on characterization, not tested in production.



GD32F105xx Datasheet

| Symbol | Parameter | Min | Max | Unit |
|----------------------------|---------------------------------|------|-----|------|
| t _d (CLKH-NOEH) | EXMC_CLK high to EXMC_NOE high | 18.4 | _ | ns |
| t _d (CLKL-ADV) | EXMC_CLK low to EXMC_AD valid | 0 | _ | ns |
| t _{d(CLKL-ADIV)} | EXMC_CLK low to EXMC_AD invalid | 0 | _ | ns |

⁽¹⁾ $C_L = 30 pF$.

Table 4-37. Synchronous multiplexed PSRAM write timings(1)(2)(3)

| Symbol | Parameter | Min | Max | Unit |
|----------------------------|--|------|-----|------|
| t _{w(CLK)} | EXMC_CLK period | 36.8 | _ | ns |
| t _{d(CLKL-NExL)} | EXMC_CLK low to EXMC_NEx low | 0 | | ns |
| t _{d(CLKH-NExH)} | EXMC_CLK high to EXMC_NEx high | 18.4 | | ns |
| t _{d(CLKL-NADVL)} | EXMC_CLK low to EXMC_NADV low | 0 | _ | ns |
| t _{d(CLKL-NADVH)} | EXMC_CLK low to EXMC_NADV high | 0 | _ | ns |
| t _{d(CLKL-AV)} | EXMC_CLK low to EXMC_Ax valid | 0 | _ | ns |
| t _{d(CLKH-AIV)} | EXMC_CLK high to EXMC_Ax invalid | 18.4 | _ | ns |
| t _{d(CLKL-NWEL)} | EXMC_CLK low to EXMC_NWE low | 0 | _ | ns |
| t _{d(CLKH-NWEH)} | EXMC_CLK high to EXMC_NWE high | 18.4 | | ns |
| td(CLKL-ADIV) | EXMC_CLK low to EXMC_AD invalid | 0 | _ | ns |
| t _{d(CLKL-DATA)} | EXMC_A/D valid data after EXMC_CLK low | 0 | _ | ns |
| t _{h(CLKL-NBLH)} | EXMC_CLK low to EXMC_NBL high | 0 | _ | ns |

⁽¹⁾ $C_L = 30 pF$.

Table 4-38. Synchronous non-multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Parameter | Min | Max | Unit |
|----------------------------|----------------------------------|------|-----|------|
| t _{w(CLK)} | EXMC_CLK period | 36.8 | _ | ns |
| t _{d(CLKL-NExL)} | EXMC_CLK low to EXMC_NEx low | 0 | _ | ns |
| t _{d(CLKH-NExH)} | EXMC_CLK high to EXMC_NEx high | 18.4 | _ | ns |
| t _{d(CLKL-NADVL)} | EXMC_CLK low to EXMC_NADV low | 0 | _ | ns |
| t _{d(CLKL-NADVH)} | EXMC_CLK low to EXMC_NADV high | 0 | _ | ns |
| t _{d(CLKL-AV)} | EXMC_CLK low to EXMC_Ax valid | 0 | _ | ns |
| t _{d(CLKH-AIV)} | EXMC_CLK high to EXMC_Ax invalid | 18.4 | _ | ns |
| t _{d(CLKL-NOEL)} | EXMC_CLK low to EXMC_NOE low | 0 | _ | ns |
| t _{d(CLKH-NOEH)} | EXMC_CLK high to EXMC_NOE high | 18.4 | _ | ns |

⁽¹⁾ $C_L = 30 \text{ pF}.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 108 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3(EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 108 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: HCLK = 108 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



Table 4-39. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Parameter | Min | Max | Unit |
|-----------------------------|--|------|-----|------|
| t _{w(CLK)} | EXMC_CLK period | 36.8 | 1 | ns |
| t _{d(CLKL-NExL)} | EXMC_CLK low to EXMC_NEx low | 0 | 1 | ns |
| t _{d(CLKH-NExH)} | EXMC_CLK high to EXMC_NEx high | 18.4 | _ | ns |
| t _d (CLKL-NADVL) | EXMC_CLK low to EXMC_NADV low | 0 | _ | ns |
| t _{d(CLKL-NADVH)} | EXMC_CLK low to EXMC_NADV high | 0 | _ | ns |
| t _{d(CLKL-AV)} | EXMC_CLK low to EXMC_Ax valid | 0 | _ | ns |
| t _{d(CLKH-AIV)} | EXMC_CLK high to EXMC_Ax invalid | 18.4 | _ | ns |
| t _{d(CLKL-NWEL)} | EXMC_CLK low to EXMC_NWE low | 0 | _ | ns |
| t _{d(CLKH-NWEH)} | EXMC_CLK high to EXMC_NWE high | 18.4 | _ | ns |
| t _{d(CLKL-DATA)} | EXMC_A/D valid data after EXMC_CLK low | 0 | _ | ns |
| t _{h(CLKL-NBLH)} | EXMC_CLK low to EXMC_NBL high | 0 | _ | ns |

⁽¹⁾ $C_L = 30 \text{ pF}.$

4.23. TIMER characteristics

Table 4-40. TIMER characteristics(1)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|---------------------------------|-----------------------------------|--------|---------------------------|------------------------|
| + | Timer resolution time | _ | 1 | 1 | ttimerxclk |
| t _{res} | Timer resolution time | ftimerxclk = 108 MHz | 9.3 | 1 | ns |
| fехт | Timer external clock frequency | _ | 0 | f _{TIMERxCLK} /2 | MHz |
| IEXI | Timer external clock frequency | f _{TIMERxCLK} = 108 MHz | 0 | 54 | MHz |
| RES | Timer resolution | _ | _ | 16 | bit |
| t | 16-bit counter clock period | _ | 1 | 65536 | tTIMERXCLK |
| tCOUNTER | when internal clock is selected | f _{TIMERxCLK} = 108 MHz | 0.0093 | 607 | μs |
| t | Maximum pagaible count | _ | _ | 65536x65536 | t _{TIMERxCLK} |
| tmax_count | Maximum possible count | $f_{TIMERxCLK} = 108 \text{ MHz}$ | _ | 39.8 | s |

⁽¹⁾ Guaranteed by design, not tested in production.

4.24. WDGT characteristics

Table 4-41. FWDGT min/max timeout period at 40 kHz (IRC40K)(1)

| Table 1 111 112 01 1111 1111 1111 1111 1111 1111 | | | | | |
|--|-------------------|--------------|----------------------------------|----------------------------------|---------|
| | Prescaler divider | PR[2:0] bits | Min timeout RLD[11:0] = 0x000 | Max timeout RLD[11:0] = 0xFFF | Unit |
| | 1/4 | 000 | 0.025 | 409.525 | |
| | 1/8 | 001 | 0.025 | 819.025 | <u></u> |
| | 1/16 | 010 | 0.025 | 1638.025 | ms |
| | 1/32 | 011 | 0.025 | 3276.025 | |

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: HCLK = 108 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3(EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

GD32F105xx Datasheet

| Prescaler divider | PR[2:0] bits | Min timeout RLD[11:0] = 0x000 | Max timeout RLD[11:0] = 0xFFF | Unit |
|-------------------|--------------|----------------------------------|----------------------------------|------|
| 1/64 | 100 | 0.025 | 6552.025 | |
| 1/128 | 101 | 0.025 | 13104.025 | |
| 1/256 | 110 or 111 | 0.025 | 26208.025 | |

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-42. WWDGT min-max timeout value at 54 MHz (f_{PCLK1})⁽¹⁾

| Prescaler divider | PSC[2:0] | Min timeout value CNT[6:0] = 0x40 | Unit | Max timeout value CNT[6:0] = 0x7F | Unit |
|-------------------|----------|--------------------------------------|------|--------------------------------------|------|
| 1/1 | 00 | 75.8 | | 4.8 | |
| 1/2 | 01 | 151.7 | | 9.7 | , ma |
| 1/4 | 10 | 303.4 | μs | 19.4 | ms |
| 1/8 | 11 | 606.8 | | 38.8 | |

⁽¹⁾ Guaranteed by design, not tested in production.

4.25. Parameter conditions

Unless otherwise specified, all values given for V_{DD} = V_{DDA} = 3.3 V, T_A = 25 °C.



5. Package information

5.1. LQFP144 package outline dimensions

DETAIL: F

DETAIL: F

SECTION B-B


Figure 5-1. LQFP144 package outline

Table 5-1. LQFP144 package dimensions

| Symbol | Min | Тур | Max |
|--------|-------|-------|-------|
| Α | _ | _ | 1.60 |
| A1 | 0.05 | _ | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| A3 | 0.59 | 0.64 | 0.69 |
| b | 0.18 | _ | 0.26 |
| b1 | 0.17 | 0.20 | 0.23 |
| С | 0.13 | _ | 0.17 |
| c1 | 0.12 | 0.13 | 0.14 |
| D | 21.80 | 22.00 | 22.20 |
| D1 | 19.90 | 20.00 | 20.10 |
| E | 21.80 | 22.00 | 22.20 |
| E1 | 19.90 | 20.00 | 20.10 |
| е | _ | 0.50 | _ |
| L | 0.45 | _ | 0.75 |
| L1 | _ | 1.00 | _ |
| θ | 0° | _ | 7° |



Figure 5-2. LQFP144 recommended footprint





5.2. LQFP100 package outline dimensions

DETAIL: F

BASE METAL

WITH PLATING

SECTION B-B

SECTION B-B


Figure 5-3. LQFP100 package outline

Table 5-2. LQFP100 package dimensions

| Symbol | Min | Тур | Max |
|--------|-------|-------|-------|
| Α | _ | _ | 1.60 |
| A1 | 0.05 | _ | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| A3 | 0.59 | 0.64 | 0.69 |
| b | 0.18 | _ | 0.26 |
| b1 | 0.17 | 0.20 | 0.23 |
| С | 0.13 | _ | 0.17 |
| c1 | 0.12 | 0.13 | 0.14 |
| D | 15.80 | 16.00 | 16.20 |
| D1 | 13.90 | 14.00 | 14.10 |
| E | 15.80 | 16.00 | 16.20 |
| E1 | 13.90 | 14.00 | 14.10 |
| е | _ | 0.50 | _ |
| eB | 15.05 | _ | 15.35 |
| L | 0.45 | _ | 0.75 |
| L1 | _ | 1.00 | _ |
| θ | 0° | _ | 7° |



Figure 5-4. LQFP100 recommended footprint





5.3. LQFP64 package outline dimensions

Figure 5-5. LQFP64 package outline





Table 5-3. LQFP64 package dimensions

| Symbol | Min | Тур | Max |
|--------|-------|-------|-------|
| Α | _ | _ | 1.60 |
| A1 | 0.05 | _ | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| A3 | 0.59 | 0.64 | 0.69 |
| b | 0.18 | _ | 0.26 |
| b1 | 0.17 | 0.20 | 0.23 |
| С | 0.13 | _ | 0.17 |
| c1 | 0.12 | 0.13 | 0.14 |
| D | 11.80 | 12.00 | 12.20 |
| D1 | 9.90 | 10.00 | 10.10 |
| E | 11.80 | 12.00 | 12.20 |
| E1 | 9.90 | 10.00 | 10.10 |
| е | _ | 0.50 | _ |
| eB | 11.25 | _ | 11.45 |
| L | 0.45 | _ | 0.75 |
| L1 | _ | 1.00 | _ |
| θ | 0° | _ | 7° |



Figure 5-6. LQFP64 recommended footprint





5.4. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "0". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

 θ_{JB} : Thermal resistance, junction-to-board.

 θ_{JC} : Thermal resistance, junction-to-case.

Ψ_{JB}: Thermal characterization parameter, junction-to-board.

Ψ_{JT}: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where, T_J = Junction temperature.

 T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

 P_D = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance. θ_{JA} is generally used to estimate junction temperature.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-4. Package thermal characteristics⁽¹⁾

| Symbol | Condition | Package | Value | Unit |
|--------|------------------------------|---------|-------|------|
| | | LQFP144 | 48.76 | |
| θја | Natural convection, 2S2P PCB | LQFP100 | 57.42 | °C/W |
| | | LQFP64 | 61.80 | |
| | | LQFP144 | 35.00 | |
| Өјв | Cold plate, 2S2P PCB | LQFP100 | 31.68 | °C/W |
| | | LQFP64 | 42.83 | |



GD32F105xx Datasheet

| Symbol | Condition | Package | Value | Unit |
|----------------------|------------------------------|---------|-------|------|
| | Cold plate, 2S2P PCB | LQFP144 | 12.03 | °C/W |
| θ_{JC} | | LQFP100 | 13.85 | |
| | | LQFP64 | 21.98 | |
| | Natural convection, 2S2P PCB | LQFP144 | 35.32 | °C/W |
| Ψ_{JB} | | LQFP100 | 41.28 | |
| | | LQFP64 | 43.05 | |
| | Natural convection, 2S2P PCB | LQFP144 | 1.86 | °C/W |
| Ψ_{JT} | | LQFP100 | 0.75 | |
| | | LQFP64 | 1.58 | |

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32F105xx devices

| Ordering code | Flash (KB) | Package Package type | | Temperature operating range | |
|---------------|------------|----------------------|-------|------------------------------|--|
| GD32F105ZGT6 | 1024 | LQFP144 | Green | Industrial -40°C to +85°C | |
| GD32F105ZFT6 | 768 | LQFP144 | Green | Industrial -40°C to +85°C | |
| GD32F105ZET6 | 512 | LQFP144 | Green | Industrial -40°C to +85°C | |
| GD32F105ZDT6 | 384 | 384 LQFP144 Green | | Industrial -40°C to +85°C | |
| GD32F105ZCT6 | 256 | LQFP144 | Green | Industrial -40°C to +85°C | |
| GD32F105VGT6 | 1024 | LQFP100 | Green | Industrial -40°C to +85°C | |
| GD32F105VFT6 | 768 | LQFP100 | Green | Industrial -40°C to +85°C | |
| GD32F105VET6 | 512 | LQFP100 | Green | Industrial -40°C to +85°C | |
| GD32F105VDT6 | 384 | LQFP100 | Green | Industrial -40°C to +85°C | |
| GD32F105VCT6 | 256 | LQFP100 | Green | Industrial -40°C to +85°C | |
| GD32F105VBT6 | 128 | LQFP100 | Green | Industrial -40°C to +85°C | |
| GD32F105V8T6 | 64 | LQFP100 | Green | Industrial -40°C to +85°C | |
| GD32F105RGT6 | 1024 | LQFP64 | Green | Industrial -40°C to +85°C | |
| GD32F105RFT6 | 768 | LQFP64 | Green | Industrial -40°C to +85°C | |
| GD32F105RET6 | 512 | LQFP64 | Green | Industrial -40°C to +85°C | |
| GD32F105RDT6 | 384 | LQFP64 | Green | Industrial -40°C to +85°C | |
| GD32F105RCT6 | 256 | LQFP64 Green | | Industrial -40°C to +85°C | |
| GD32F105RBT6 | 128 | LQFP64 | Green | Industrial -40°C to +85°C | |
| GD32F105R8T6 | 64 | LQFP64 | Green | Industrial -40°C to +85°C | |



7. Revision history

Table 7-1. Revision history

| Revision No. | Description | Date | |
|--------------|--|----------------------------|--|
| 1.0 | Initial Release | Oct.8, 2013 | |
| 1.1 | Characteristics values modified, refers to <u>Electrical</u> <u>characteristics</u> . | Nov.10, 2013 | |
| 1.2 | Repair history accumulation error. | Jan.24, 2018 | |
| 1.3 | Delete the PD0, PD1 remap to OSC pins information in packages no less than100 pins, refers to <u>Pin</u> <u>definitions</u>. | Feb.15, 2020 | |
| 1.4 | Integrate the boot loader address in chapter <u>Memory map</u> together. Add description of V_{REF+} and V_{REF-} connection in chapter <u>Analog to digital converter (ADC)</u>. Remove all TIMER7 information from GD32F105xx datasheet. Arm® Cortex® written format modification. | Sep.18, 2020 | |
| 1.5 | Table 4-3 update, refers to <u>Table 4-3. Power</u> <u>consumption characteristics</u> . | Apr.12, 2021 | |
| 1.6 | Delete PD0 / PD1 from OSCIN / OSCOUT remap information in chapter 2.6.3, refers to Pin definitions. Modify pinouts, refers to Pinouts and pin assignment. Characteristics values modified, refers to Electrical characteristics. Package information and Ordering information update, refer to Package information and Ordering information. Modify Vesd (HBM) and Vesd (CDM) standards, refers to Electrical characteristics. Modify SPI/I2S diagrams, refer to SPI characteristics and I2S characteristics. Modify I2C characteristics, refer to I2C characteristics. Modify LQFP64 package information, refer to LQFP64 package outline dimensions. Delete related static parameter in DAC characteristics. Update NRST external pin circuit, refer to Figure 4-4. | te, ers Jun.30, 2022 | |





| | 000. | .00,000 | |
|---|--------------------------|---------|--|
| Recommended external NRST pin of | circuit ⁽¹⁾ . | | |
| 11. EXMC related pin update, refer to Pir | n definitions | | |



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2022 GigaDevice - All rights reserved