

Timer

- Physically, timer is a register whose value is continually increasing to 255(8 bit) and then it starts all over again: 0, 1, 2, 3, 4...255....0, 1, 2, 3.....etc.

Modes

- A counter counts (possibly asynchronous) input pulses from an external signal
- A timer counts pulses of a fixed, known frequency usually the system clock for the processor

PIC Timers

- Timer 0(8 bit)
timer/counter with prescale
- Timer 1(16 bit)
timer/counter with prescale
- Timer 2(8 bit)
timer only with prescale and postscale
- Watch Dog Timer


Timer 0

Features:

- 8 bit timer/counter with prescaler
- Readable and writeable
- 8-bit software programmable prescaler
- Internal or external clock set
- Interrupt on overflow from 0xFF to 0x00
- Edge Select for external clock

Prescaler

- Prescaler is a name for the part of a microcontroller which divides oscillator clock before it will reach logic that increases timer status.
- Number which divides a clock is defined through first three bits in OPTION register.



PS2, PS1, PS0 : PreScaler select inputs:

Binary number on these 3 bits determine which input (0..7) to be selected

Note: if prescaler is disabled, input (f) is directly connected to the counter

Timer 0 Registers

- OPTION Register
- TMR0 Register
- INTCON

OPTION

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
$\overline{\text{RBPU}}$	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

bit 7 $\overline{\text{RBPU}}$

bit 6 INTEDG

bit 5 **T0CS**: TMR0 Clock Source Select bit
1 = Transition on T0CKI pin
0 = Internal instruction cycle clock (CLKO)

bit 4 **T0SE**: TMR0 Source Edge Select bit
1 = Increment on high-to-low transition on T0CKI pin
0 = Increment on low-to-high transition on T0CKI pin

bit 3 **PSA**: Prescaler Assignment bit
1 = Prescaler is assigned to the WDT
0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

TMR0

- This Register will hold the Count value. When this register overflows (FF to 00) then an interrupt will be generated.

INTCON

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							bit 0

- bit 7 GIE:** Global Interrupt Enable bit
1 = Enables all unmasked interrupts
0 = Disables all interrupts
- bit 6 PEIE:** Peripheral Interrupt Enable bit
1 = Enables all unmasked peripheral interrupts
0 = Disables all peripheral interrupts
- bit 5 TMR0IE:** TMR0 Overflow Interrupt Enable bit
1 = Enables the TMR0 interrupt
0 = Disables the TMR0 interrupt
- bit 4 INTE:** RB0/INT External Interrupt Enable bit
1 = Enables the RB0/INT external interrupt
0 = Disables the RB0/INT external interrupt
- bit 3 RBIE:** RB Port Change Interrupt Enable bit
1 = Enables the RB port change interrupt
0 = Disables the RB port change interrupt
- bit 2 TMR0IF:** TMR0 Overflow Interrupt Flag bit
1 = TMR0 register has overflowed (must be cleared in software)
0 = TMR0 register did not overflow
- bit 1 INTF:** RB0/INT External Interrupt Flag bit
1 = The RB0/INT external interrupt occurred (must be cleared in software)
0 = The RB0/INT external interrupt did not occur
- bit 0 RBIF:** RB Port Change Interrupt Flag bit
1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).
0 = None of the RB7:RB4 pins have changed state