

Low voltage stepper motor driver



VFQFPN 3 X 3 X 1.0 (16-pin)

Features

- Operating voltage: from 1.8 to 10 V
- Maximum output current: 1.3 A_{rms}
- R_{DS(ON)} HS + LS = 0.4 Ω typ.
- Microstepping up to 1/256th of a step
- · Current control with programmable off-time
- · Full protection set
 - Non-dissipative overcurrent protection
 - Short-circuit protection
 - Thermal shutdown
- Energy saving and long battery life with standby consumption less than 80 nA

Applications

Battery-powered stepper motor applications such as:

- Pop-up camera control for smartphones
- · Point of sale (POS) devices
- · Portable printers
- · PC peripherals and accessories
- Robotics
- Toys
- Reflex cameras

Product status link STSPIN220

Product summary							
Order code	STSPIN220						
Package	VFQFPN 3x3x1.0 16L						
Packing	Tape & reel						

Description

The STSPIN220 is a stepper motor driver which integrates, in a small VFQFPN 3 x 3 x 1.0 mm package, both control logic and a low $R_{DS\ (on)}$ power stage.

The integrated controller implements PWM current control with fixed OFF time and a microstepping resolution up to $1/256^{th}$ of a step.

The device is designed to operate in battery-powered scenarios and can be forced into a zero-consumption state, allowing a significant increase in battery life.

The device offers a complete set of protection features including overcurrent, overtemperature and short-circuit protection.



1 Block diagram

STBY\RESET OUTA1 REF EN\FAULT OUTA2 STCK\MODE3 SENSEA Control logic DIR\MODE4 Stepper motor OUTB1 MODE2 [OUTB2 Oscillator OVT SENSEB W GND AM040026

Figure 1. Block diagram

DS11633 - Rev 5 page 2/29



2 Electrical data

2.1 Absolute maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Test condition	Value	Unit
Vs	Supply voltage		-0.3 to 11	V
V _{IN}	Logic input voltage		-0.3 to 5.5	V
V _{OUT} - V _{SENSE}	Output-to-sense voltage drop		Up to 12	V
V _S - V _{OUT}	Supply-to-output voltage drop		Up to 12	V
V _{SENSE}	Sense pin voltage		-1 to 1	V
V _{REF}	Reference voltage input		-0.3 to 1	V
I _{OUT,RMS}	Continuous power stage output current (each bridge)		1.3	A _{rms}
T _{j,OP}	Operative junction temperature		-40 to 150	°C
T _{j,STG}	Storage junction temperature		-55 to 150	°C

2.2 Recommended operating conditions

Table 2. Recommended operating conditions

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Vs	Supply voltage		1.8		10	V
V _{IN}	Logic input voltage		0		5	V
V _{REF}	Reference voltage input		0.1		0.5	V
t _{INw}	Logic inputs positive/negative pulse width		300			ns

2.3 Thermal data

Table 3. Thermal data

Symbol	Parameter	Conditions	Value	Unit
R _{th (JA)}	Junction to ambient thermal resistance	Natural convection, according to JESD51-2a (1)	57.1	°C/W
R _{thJCtop}	Junction to case thermal resistance (top side)	Simulation with cold plate on package top	67.3	°C/W
R _{thJCbot}	Junction to case thermal resistance (bottom side)	Simulation with cold plate on exposed pad	9.1	°C/W
R _{thJB}	Junction to board thermal resistance	According to JESD51-8 ⁽¹⁾	23.3	°C/W
ΨЈТ	Junction to top characterization	According to JESD51-2a ⁽¹⁾	3.3	°C/W
ΨЈВ	Junction to board characterization	According to JESD51-2a ⁽¹⁾	22.6	°C/W

^{1.} Simulated on a 21.2x21.2 mm board, 2s2p 1 Oz copper and four 300 μm vias below exposed pad.

DS11633 - Rev 5 page 3/29



2.4 ESD protection

Table 4. ESD protection ratings

Symbol	Parameter	Parameter Test condition			
НВМ	Human body model	Conforming to ANSI/ESDA/JEDEC JS-001-2014	H2	2	kV
CDM	Charge device model	Conforming to ANSI/ESDA/JEDEC JS-002-2014	C2a	500	V

DS11633 - Rev 5 page 4/29



3 Electrical characteristics

Test conditions: V_S = 5 V, T_j = 25 °C unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Supply			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			'
V _{Sth (ON)}	V _S turn-on voltage	V _S rising from 0 V	1.45	1.65	1.79	V
V _{Sth}	V _S turn-off voltage	V _S falling from 5 V	1.3	1.45	1.65	V
V _{Sth} (HYS)	V _S hysteresis voltage			180		mV
Is	V _S supply current	No commutations EN = '0' $R_{OFF} = 160 \text{ k}\Omega$		960	1300	μА
'5	v _S supply current	No commutations $EN = '1'$ $R_{OFF} = 160 \text{ k}\Omega$		1500	1950	μА
I _{S,STBY}	V _S standby current	STBY = 0 V		10	80	nA
V _{STBYL}	Standby low logic level input voltage				0.9	V
V _{STBYH}	Standby high logic level input voltage		1.48			V
Power st	age					
		V _S = 10 V, I _{OUT} = 1.3 A		0.4	0.65	
R _{DS (ON)} HS+LS	Total ON resistance HS + LS	$V_S = 10 \text{ V},$ $I_{OUT} = 1.3 \text{ A},$ $T_j = 125 ^{\circ}\text{C} ^{(1)}$		0.53	0.87	Ω
		V _S = 3 V, I _{OUT} = 0.4 A		0.53	0.8	
1	Lookaga aurrant	OUTx = V _S			1	
I _{DSS}	Leakage current	OUTx = GND	- 1			μA
V_{DF}	Freewheeling diode forward voltage	I _D = 1.3 A		0.9		V
t _{rise}	Rise time	V _S = 10 V; unloaded outputs		10		ns
t _{fall}	Fall time	V _S = 10 V; unloaded outputs		10		ns

DS11633 - Rev 5 page 5/29



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{SNS,OF}	Consing effect	V _{REF} = 0.5 V;	-15		+15	m)/
FSET	Sensing offset	Internal reference 20% V _{REF}	-15		+15	mV
+	Total OFF time	R_{OFF} = 10 k Ω		9		μs
t _{OFF}	Total OFF time	R _{OFF} = 160 kΩ		125		μs
Δf_{OSC}	Internal oscillator precision (f _{OSC} /f _{OSC,ID})	R _{OFF} = 20 kΩ	-20%		+20%	
t _{OFF,jitter}	Total OFF time jittering	R_{OFF} = 10 k Ω			2%	
t _{OFF,SLO}	Slow decay time			5/8 × t _{OFF}		μs
t _{OFF,FAS}	Fast decay time			3/8 × t _{OFF}		μs
Logic IOs	6					
V _{IH}	High logic level input voltage		1.6			V
V _{IL}	Low logic level input voltage	Low logic level input voltage			0.6	V
V _{RELEAS} E	FAULT open drain release voltage				0.4	V
V _{OL}	EN Low logic level output voltage	I _{EN} = 4 mA			0.4	V
R _{STBY}	STBY pull-down resistance			36		kΩ
I_{PDEN}	EN pull-down current			10.5		μA
t _{ENd}	EN input propagation delay	From EN falling edge to OUT high impedance		55		ns
t _{MODEho}	MODEx input hold time	From STBY edge, see Figure 5	100			μs
t _{MODEsu}	MODEx input setup time	From STBY edge, see Figure 5	1			μs
t_{DIRh}	DIR input hold time	From STCK rising edge, see Figure 4	100			ns
t_{DIRsu}	DIR input setup time	From STCK rising edge, see Figure 4	100			ns
t _{STCKH}	STCK high time	See Figure 4	100			ns
tstckl	STCK low time	See Figure 4	100			ns
f _{STCK}	STCK inputs frequency	See Figure 4			1	MHz
Protectio	ns					
T_{jSD}	Thermal shutdown threshold			160		°C
T _{jSD,Hyst}	Thermal shutdown hysteresis			40		°C
I _{OC}	Overcurrent threshold	See Figure 14. Power stage resistance versus temperature		2		Α

^{1.} Based on characterization data on a limited number of samples, not tested during production.

DS11633 - Rev 5 page 6/29

4 Pin description

STBY\ RESET MODE2 EN\FAULT 13 (12 DIR\MODE4 TOFF (11 STCK\MODE3 EPAD (10 OUTB1 OUTA1 (9 SENSEA SENSEB OUTA2 GND OUTB2

Figure 2. Pin connection (top view)

Note: The exposed pad must be connected to ground.

Table 6. Pin description

N.	Name	Туре	Function
1	DIR\MODE4	Logic input	Direction input, Step mode selection input 4.
2	STCK\MODE3	Logic input	Step clock input, Step mode selection input 3.
3	OUTA1	Power output	Power bridge output side A1.
4	SENSEA	Power output	Sense output of the bridge A.
5	OUTA2	Power output	Power bridge output side A2.
6	VS	Supply	Device supply voltage.
7, EPAD	GND	Ground	Device ground.
8	OUTB2	Power output	Power bridge output side B2.
9	SENSEB	Power output	Sense output of the bridge B.
10	OUTB1	Power output	Power bridge output side B1.
11	REF	Analog input	Reference voltage for the PWM current control circuitry.
12	TOFF	Analog input	Internal oscillator frequency adjustment.
13	EN\FAULT	Logic input\Open drain output	This is the power stage enable (when low, the power stage is turned off) and is forced low through the integrated open-drain MOSFET when a failure occurs.
14	STBY\RESET	Logic input	When forced low, the device is forced into low consumption mode.
15	MODE2	Logic input	Step mode selection input 2.
16	MODE1	Logic input	Step mode selection input 1.

DS11633 - Rev 5 page 7/29




5 Typical application

Table 7. Typical application values

Name	Value		
Cs	2.2 µF / 16V		
C _{SPOL}	22 μF / 16V		
R _{SNSA} , R _{SNSB}	330 mΩ / 1W		
C _{EN}	10 nF / 6.3V		
R _{EN}	18 kΩ		
C _{STBY}	1 nF / 6.3V		
R _{STBY}	18 kΩ		
C _{OFF}	22 nF		
R _{COFF}	1 kΩ		
R _{OFF}	47 kΩ ($t_{OFF} \cong 37 \mu s$)		

Figure 3. Typical application schematic



DS11633 - Rev 5 page 8/29



6 Functional description

The STSPIN220 is a stepper motor driver integrating a microstepping sequencer (up to 1/256th of a step), two PWM current controllers and a power stage composed of two fully-protected full-bridges.

6.1 Standby and power-up

The device provides a low consumption mode which is set forcing the STBY\RESET input below the V_{STBYL} threshold.

When the device is in standby status, the power stage is disabled (outputs are in high impedance) and the supply to the integrated control circuitry is cut off. When the device exits the standby status, all of the control circuitry is reset to power-up condition.

At power-up, power-down and when leaving the standby condition, the EN/FAULT pin is forced low until the internal circuitry stabilize.

6.2 Microstepping sequencer

The value of the MODEx inputs is latched at power-up and when the device exits the STBY condition. After this, the input value is unimportant and the MODE3 and MODE4 inputs start operating as step-clock and direction input.

The only exception is the MODE1 = MODE2 = LOW condition; in this case the system is forced into full-step mode. The previous condition is restored as soon as the MODE1 and MODE2 inputs switch to a different combination.

An example of mode selection is shown in Figure 4. STCK and DIR timing.

At each STCK rising edge, the sequencer of the device is increased (DIR input high) or decreased (DIR input low) of a module selected through the MODEx inputs as listed in Table 8. Step mode selection through MODEx inputs.

The sequencer is a 10-bit counter that sets the reference value of the PWM current controller and the direction of the current for both of the H bridges.

Table 8. Step mode selection through MODEx inputs

MODE3 (STCK)	MODE4 (DIR)	MODE1	MODE2	Step mode
0	0	0	0	Full-step
0	0	0	1	1/32 nd step
0	0	1	0	1/128 th step
0	0	1	1	1/256 th step
0	1	0	0	Full-step - 1/32 nd step (1)
0	1	0	1	1/4 th step
0	1	1	0	1/256 th step
0	1	1	1	1/64 th step
1	0	0	0	Full-step - 1/128 nd step (1)
1	0	0	1	1/256 th step
1	0	1	0	1/2 step
1	0	1	1	1/8 th step
1	1	0	0	Full-step - 1/256 th step ⁽¹⁾
1	1	0	1	1/64 th step

DS11633 - Rev 5 page 9/29




MODE3 (STCK)	MODE4 (DIR)	MODE1	MODE2	Step mode
1	1	1	0	1/8 th step
1	1	1	1	1/16 th step

1. This driving mode is automatically bypassed by the MODE1 = MODE2 = 0 if it is kept after the device quit the standby condition.

DIR STCK

Figure 4. STCK and DIR timing





When the full-step mode is set, the reference value of the PWM current controller and the direction of the current for both H bridges as listed in Table 8. Step mode selection through MODEx inputs.

page 10/29



Table 9. Target reference and current direction according to sequencer value (full-step mode)

									Pha	se A	Phase B		
	Sequencer value						Reference voltage	Current direction	Reference voltage	Current direction			
0	0	Х	Х	Х	Х	Х	Х	Х	Х	100% × V _{REF}	$A1 \rightarrow A2$	100% × V _{REF}	B1 → B2
0	1	X	Х	Х	Х	Х	Х	Х	Х	100% × V _{REF}	A1 → A2	100% × V _{REF}	B1 ← B2
1	0	Х	Х	Х	Х	Х	Х	Х	Х	100% × V _{REF}	A1 ← A2	100% × V _{REF}	B1 ← B2
1	1	Х	Х	Х	Х	Х	Х	Х	Х	100% × V _{REF}	A1 ← A2	100% × V _{REF}	B1 → B2

When the step mode is different from the full-step mode the values listed in Table 10. Target reference and current direction according to sequencer value (not full-step mode) are used.

Table 10. Target reference and current direction according to sequencer value (not full-step mode)

	Sequencer value									Phase A		Phase B			
										Reference voltage	Current direction	Reference voltage	Current direction		
0	0	0	0	0	0	0	0	0	0	Zero	_	100% × V _{REF}	B1 → B2		
										(power bridge disabled)					
0	0	N							$Sin(N/256 \times \pi/2) \times V_{REF}$	$A1 \rightarrow A2$	Cos(N/256 × π/2) × V _{REF}	B1 → B2			
0	1	0 0 0 0 0 0 0 0 0 100% × V _{REF} A1 → A2		Zero (power bridge disabled)	-										
									.,						
0	1	N								$Sin(\pi/2 + N/256 \times \pi/2) \times V_{REF}$	$A1 \rightarrow A2$	Cos(π/2 + N/256 × π/2) × V _{REF}	B1 ← B2		
										Zero		400%\/	D.4 D.0		
1	0	0	0	0	0	0	0	0	0	(power bridge disabled)	-	100% × V _{REF}	B1 ← B2		
1	0	N								$Sin(N/256 \times \pi/2) \times V_{REF}$	A1 ← A2	Cos(N/256 × π/2) × V _{REF}	B1 ← B2		
1	1	٥	0	0	0	0	0	0	0	100% × V _{RFF}	A4 A2	A4 A2	A1 ← A2	Zero	
Ľ	ľ	J	J	U	J	0	0	J		100 % A VREF	AI — AZ	(power bridge disabled)	-		
1	1	1 N								$Sin(\pi/2 + N/256 \times \pi/2) \times V_{REF}$	A1 ← A2	Cos(π/2 + N/256 × π/2) × V _{REF}	B1 → B2		

The following table shows the target reference and sequencer values for 1/2-, 1/4- and 1/8-step operation. Higher microstepping resolutions follow the same pattern. The reset state (home state) for all stepping mode is entered at power-up or when the device exits the standby status.

DS11633 - Rev 5 page 11/29



Table 11. Example

1/2 step	1/4 step	1/8 step	VREF phase A	VREF phase B	Sequencer value
1	1	1	0%	100%	0000000000
'	'	1	0%	100%	home state
		2	19.509%	98.079%	0000100000
	2	3	38.268%	92.388%	0001000000
		4	55.557%	83.147%	0001100000
2	3	5	70.711%	70.711%	0010000000
		6	83.147%	55.557%	0010100000
	4	7	92.388%	19.509%	0011100000
		8	98.079%	19.509%	0011100000
3	5	9	100%	0%	0100000000
		10	98.079%	-19.509%	0100100000
	6	11	92.388%	-38.268%	0101000000
		12	83.147%	-55.557%	0101100000
4	7	13	70.711%	-70.711%	0110000000
		14	55.557%	-83.147%	0110100000
	8	15	38.268%	-92.388%	0111000000
		16	19.509%	-98.079%	1000100000
5	9	17	0%	100%	1000000000
		18	-19.509%	-98.079%	1000100000
	10	19	-38.268%	-92.388%	1001000000
		20	-55.557%	-83.147%	1001100000
6	11	21	-70.711%	-70.711%	1010000000
		22	-83.147%	-55.557%	1010100000
	12	23	-92.388%	-38.268%	1011000000
		24	-98.079%	-19.509%	1011100000
7	13	25	-100%	0%	1100000000
		26	-98.079%	19.509%	1100100000
	14	27	-92.388%	38.268%	1101000000
		28	-83.147%	55.557%	1101100000
8	15	29	-70.711%	70.711%	1110000000
		30	-55.557%	83.147%	1110100000
	16	31	-38.268%	92.388%	1111000000
		32	-19.509%	98.079%	1111100000

Note: The positive number means that the output current is flowing from OUTx1 to OUTx2, vice versa for a negative value.

6.3 PWM current control

The device implements two independent PWM current controllers, one for each full bridge.

DS11633 - Rev 5 page 12/29



The voltage of the sense pins (V_{SENSEA} and V_{SENSEB}) is compared to the respective internal reference generated based on the sequencer value (see Table 9. Target reference and current direction according to sequencer value (full-step mode) and Table 10. Target reference and current direction according to sequencer value (not full-step mode)).

When $V_{SENSEX} > V_{REFX}$, the integrated comparator is triggered, the OFF time counter is started and the decay sequence is performed.

The decay sequence starts turning on both the low sides of the full bridge. When 5/8^{ths} of the programmed OFF time (t_{OFF,SLOW}) has expired, the decay sequence performs a quasi-synchronous fast decay.

Current direction ⁽¹⁾	ON	Slow decay	Fast decay (quasi-synch)
	HSX1 = OFF	HSX1 = OFF	HSX1 = OFF
Zoro (nower bridge disabled)	LSX1 = OFF	LSX1 = OFF	LSX1 = OFF
Zero (power bridge disabled)	HSX2 = OFF	HSX2 = OFF	HSX2 = OFF
	LSX2 = OFF	LSX2 = OFF	LSX2 = OFF
	HSX1 = ON	HSX1 = OFF	HSX1 = OFF
$X1 \rightarrow X2$	LSX1 = OFF	LSX1 = ON	LSX1 = ON
X1 → X2	HSX2 = OFF	HSX2 = OFF	HSX2 = OFF
	LSX2 = ON	LSX2 = ON	LSX2 = OFF
	HSX1 = OFF	HSX1 = OFF	HSX1 = OFF
X1 ← X2	LSX1 = ON	LSX1 = ON	LSX1 = OFF
X1 ← X2	HSX2 = ON	HSX2 = OFF	HSX2 = OFF
	LSX2 = OFF	LSX2 = ON	LSX2 = ON

Table 12. ON, slow decay and fast decay states

The reference voltage value, V_{REF} , must be selected according to the load current target value (peak value) and sense resistor value.

Equation 1

$$V_{REF} = R_{SNSx} \cdot I_{LOAD.peak}$$

In choosing the sense resistor value, two main issues must be taken into account:

- The sense resistor dissipates energy and provides dangerous negative voltages on the SENSE pins during current recirculation. For this reason the resistance of this component should be kept low (using multiple resistors in parallel will help to obtain the required power rating with standard resistors).
- The lower the R_{SNSx} value, the higher the peak current error due to noise on the V_{REF} pin and the input offset of the current sense comparator. Values of R_{SNSx} that are too low must be avoided.

DS11633 - Rev 5 page 13/29

The current direction is set according to Table 9. Table 9 and Table 9. Target reference and current direction according to sequencer value (full-step mode) Table 10. Target reference and current direction according to sequencer value (not full-step mode).




Figure 6. PWM current control sequence

6.3.1 OFF time adjustment

The total OFF time (slow decay + fast decay) is adjusted through an external resistor connected between the TOFF pin and ground, as shown in Figure 6. PWM current control sequence. A small RC series must be inserted in parallel with the regulator resistor in order to increase the stability of the regulation circuit according to Table 12. ON, slow decay and fast decay states indications.




Figure 7. OFF time regulation circuit

The relationship between the OFF time and the external resistor value is shown in Figure 7. OFF time regulation circuit. The value typically ranges from 10 μ s to 150 μ s.


DS11633 - Rev 5 page 14/29



Table 13. Recommended R $_{\rm RCOFF}$ and C $_{\rm RCOFF}$ values according to R $_{\rm OFF}$

R _{OFF}	R _{RCOFF}	C _{RCOFF}
10 kΩ ≤ R _{OFF} < 82 kΩ	1 kΩ	22 nF
82 kΩ ≤ R _{OFF} ≤ 160 kΩ	2.2 kΩ	22 nF

Figure 8. OFF time vs. R_{OFF} value



6.4 Overcurrent and short-circuit protection

The device embeds circuitry protecting each power output against the overload and short circuit conditions (short-circuit to ground, short-circuit to VS and short-circuit between outputs).

When the overcurrent or short-circuit protection is triggered, the power stage is disabled and the EN\FAULT input is forced low through the integrated open-drain MOSFET discharging the external C_{EN} capacitor (refer to Figure 9. Overcurrent and short-circuit protection management).

The power stage is kept disabled and the open-drain MOSFET is kept ON until the EN\FAULT input falls below the $V_{RELEASE}$ threshold, then the C_{EN} capacitor is charged through the external R_{EN} resistor.

DS11633 - Rev 5 page 15/29

FAULT_MCU

FAULT_MCU

EN_FAULT

FAULT

CEN


FAULT

FAULT

OCISC

THSD

Figure 9. Overcurrent and short-circuit protection management



The total disable time after an overcurrent event can be set sizing properly the external network connected to the EN\FAULT pin (refer to Figure 9. Overcurrent and short-circuit protection management):

Equation 2

$$t_{DIS} = t_{discharge} + t_{charge}$$

But t_{charge} is normally much higher than $t_{\text{discharge}}$, thus we can consider the following:

Equation 3

$$t_{DIS} \cong R_{EN} \cdot C_{EN} \cdot ln \frac{(V_{DD} - R_{EN} \cdot I_{PDEN}) - V_{RELEASE}}{(V_{DD} - R_{EN} \cdot I_{PDEN}) - V_{IH}}$$

DS11633 - Rev 5 page 16/29



where $V_{\mbox{\scriptsize DD}}$ is the pull-up voltage of the $R_{\mbox{\scriptsize EN}}$ resistor.

Figure 10. Disable time versus R_{EN} and C_{EN} values (V_{DD} = 3.3 V)





Figure 11. Disable time versus R_{EN} and C_{EN} values (V_{DD} = 1.8 V)



DS11633 - Rev 5 page 17/29




6.5 Thermal shutdown


The device embeds circuitry protecting it from the overtemperature conditions.

When the thermal shutdown temperature is reached, the power stage is disabled and the EN\FAULT input is forced low through the integrated open-drain MOSFET (refer to Figure 12. Thermal shutdown management).

The protection and the EN\FAULT output are released when the IC temperature returns below a safe operating value $(T_{jSD} - T_{jSD,Hyst})$.

Figure 12. Thermal shutdown management





DS11633 - Rev 5 page 18/29




7 Graphs

2.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7 7.5 8 8.5 9 9.5 10 10

Figure 13. Power stage resistance versus supply voltage






DS11633 - Rev 5 page 19/29









8 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS11633 - Rev 5 page 21/29





8.1 VFQFPN 3x3x1.0 16L package information

Figure 16. VFQFPN 3x3x1.0 16L package outline



BOTTOM VIEW





DS11633 - Rev 5 page 22/29



Table 14. Table A: Package dimensions

CVMPOL		Dimensions [mm]			
SYMBOL	Min. (mm)	Nom.	Max.		
A	0.80	0.90	1.00		
A1	0.00	0.02	0.05		
A3		0.20			
b	0.20	0.25	0.30		
D	3.00 BSC				
D1		1.50 BSC			
D2	1.60	1.70	1.80		
е		0.50 BSC			
E		3.00 BSC			
D2		1.50 BSC			
E2	1.60	1.70	1.80		
L	0.30	0.40	0.50		
k	0.20				
N		16			

Table 15. Table B: Position and form tolerance

SYMBOL	TOLERANCE OF FORM AND POSITION
aaa	0.15
bbb	0.10
ccc	0.10
ddd	0.05
eee	0.08
fff	0.10

DS11633 - Rev 5 page 23/29






Figure 17. VFQFPN 3x3x1.0 16L recommended footprint

DS11633 - Rev 5 page 24/29



Revision history

Table 16. Document revision history

Date	Version	Changes
06-May-2016	1	Initial release.
		- Updated document status to Datasheet - production data on page 1.
30-Jun-2016	2	- Updated Table 1 (changed Max. value of VS from 12 to 11) and Table 7 (changed t_{OFF} value from \cong 47 μs to \cong 37 μs).
		- Updated Figure 1 in Section 1 Block diagram (replaced by new figure).
		- Updated Table 2 in Section $$ 2.2 Recommended operating conditions (added t_{INW} symbol).
		- Updated Table 3 in Section 2.3 Thermal data(replaced by new table).
28-Nov-2016	3	- Updated Table 8 in Section 6.2 Microstepping sequencer [removed "Sequencer module (binary)" column].
		- Added Table 11 in Section 6.2 Microstepping sequencer.
		- Updated Table 13 in (updated title).
		- Updated Figure 13 in (replaced by new figure).
		- Minor modifications throughout document.
21-Mar-2019	4	Updated Section 8.1 VFQFPN 3x3x1.0 16L package information
09-Dec-2020	5	Updated Figure 9 in Section 6.4 , Figure 16 and Figure 17. Updated Table 14 and added Table 15

DS11633 - Rev 5 page 25/29



Contents

1	Bloc	ck diagram					
2	Electrical data						
	2.1	Absolute maximum ratings	3				
	2.2	Recommended operating conditions	3				
	2.3	Thermal data	3				
	2.4	ESD protection	4				
3	Elec	ctrical characteristics	5				
4	Pin	description	7				
5	Турі	ical application	8				
6	Fun	ectional description	9				
	6.1	Standby and power-up	9				
	6.2	Microstepping sequencer	9				
	6.3	PWM current control	12				
		6.3.1 OFF time adjustment	14				
	6.4	Overcurrent and short-circuit protection	15				
	6.5	Thermal shutdown	18				
7	Gra	phs	19				
8	Pac	kage information	21				
	8.1	VFQFPN 3x3x1.0 16L package information	22				
Rev	/ision	history	25				
Coı	ntents	S	26				
Lis	t of ta	ıbles	27				
Lis	t of fic	gures	28				
LIS	t ot tiç	gures					



List of tables

Table 1.	Absolute maximum ratings	3
Table 2.	Recommended operating conditions	3
Table 3.	Thermal data	3
Table 4.	ESD protection ratings	4
Table 5.	Electrical characteristics	
Table 6.	Pin description	7
Table 7.	Typical application values	8
Table 8.	Step mode selection through MODEx inputs	9
Table 9.	Target reference and current direction according to sequencer value (full-step mode)	. 11
Table 10.	Target reference and current direction according to sequencer value (not full-step mode)	. 11
Table 11.	Example	. 12
Table 12.	ON, slow decay and fast decay states	. 13
Table 13.	Recommended R RCOFF and C RCOFF values according to R OFF	. 15
Table 14.	Table A: Package dimensions	. 23
Table 15.	Table B: Position and form tolerance	. 23
Table 16.	Document revision history.	. 25

DS11633 - Rev 5 page 27/29





List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin connection (top view)	7
Figure 3.	Typical application schematic	8
Figure 4.	STCK and DIR timing	10
Figure 5.	Mode selection example	10
Figure 6.	PWM current control sequence	14
Figure 7.	OFF time regulation circuit	. 14
Figure 8.	OFF time vs. R _{OFF} value	15
Figure 9.	Overcurrent and short-circuit protection management	16
Figure 10.	Disable time versus R _{EN} and C _{EN} values (V _{DD} = 3.3 V)	17
Figure 11.	Disable time versus R _{EN} and C _{EN} values (V _{DD} = 1.8 V)	. 17
Figure 12.	Thermal shutdown management	18
Figure 13.	Power stage resistance versus supply voltage	19
Figure 14.	Power stage resistance versus temperature	19
Figure 15.	Overcurrent threshold versus supply voltage	20
Figure 16.	VFQFPN 3x3x1.0 16L package outline	. 22
Figure 17.	VFQFPN 3x3x1.0 16L recommended footprint	. 24



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS11633 - Rev 5 page 29/29