



P-channel 30 V, 24 mΩ typ., 6 A STripFET H6 Power MOSFET in a PowerFLAT 3.3 x 3.3 package



PowerFLAT 3.3x3.3



AM01475v4

Features

Order code	V _{DS}	R _{DS(on)} max.	l _D	P _{TOT}
STL6P3LLH6	30 V	30 mΩ	6 A	2.9 W

- Very low on-resistance
- · Very low gate charge
- High avalanche ruggedness
- · Low gate drive power loss

Applications

Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFET H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.



Product status link

Product summary			
Order code	STL6P3LLH6		
Marking	6P3L		
Package	PowerFLAT 3.3 x 3.3		
Packing	Tape and reel		

STL6P3LLH6

Note: For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	30	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	6	Α
ID(*)	Drain current (continuous) at T _C = 100 °C	3.8	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	24	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	2.9	W
T _{stg}	Storage temperature	- 55 to 150	°C
T _J	Max. operating junction temperature	150	°C

^{1.} The value is rated according $R_{thj-pcb}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	2.50	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb, single operation	42.8	°C/W

^{1.} When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec.

Note: For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

DS9257 - Rev 4 page 2/12

^{2.} Pulse width limited by safe operating area.



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
l	Zoro goto voltago droin ourrent	V _{GS} = 0 V, V _{DS} = 30 V			1	μA
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 30 V, T _C = 125 °C			10	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	1			V
P	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 3 A		24	30	mΩ
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 4.5 V, I _D = 3 A		38	50	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	1450	-	pF
C _{oss}	Output capacitance		-	178	-	pF
C _{rss}	Reverse transfer capacitance		-	120	-	pF
Qg	Total gate charge	V _{DD} = 24 V, I _D = 6 A, V _{GS} = 4.5 V (see Figure 12. Switching times test circuit for resistive load)	-	12	-	nC
Q _{gs}	Gate-source charge		-	4.4	-	nC
Q _{gd}	Gate-drain charge		-	5	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time			15	-	ns
t _r	Rise time	$V_{DD} = 24 \text{ V}, I_D = 3 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	15	-	ns
t _{d(off)}	Turn-off delay time		-	24	-	ns
t _f	Fall time		-	21	-	ns

Note: For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

DS9257 - Rev 4 page 3/12



Table 6. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD}	Forward on voltage	I _{SD} = 6 A, V _{GS} = 0 V	-		1.1	V
t _{rr}	Reverse recovery time	I _{SD} = 6 A, di/dt = 100 A/μs V _{DD} = 16 V, T _J = 150 °C	-	15		ns
Q _{rr}	Reverse recovery charge		-	6.5		nC
I _{RRM}	Reverse recovery current	עטט ייט יין ייט ט	-	0.9		Α

Note: For the P-channel Power MOSFETs the actual polarity of the voltages and the current must be reversed.

DS9257 - Rev 4 page 4/12



2.1 Electrical characteristics (curves)









Figure 3. Output characteristics GIPG171120141450MT ID(A) Vgs=6, 7, 8, 9, 10V 40 , 5V 35 4V 30 25 20 15 3V 10 0 V_{DS}(V)







DS9257 - Rev 4 page 5/12








Figure 8. Normalized gate threshold voltage vs temperature

VGS(th) (norm) | ID=250μA |






DS9257 - Rev 4 page 6/12



3 Test circuits

Figure 12. Switching times test circuit for resistive load







Figure 14. Test circuit for inductive load switching and diode recovery times



DS9257 - Rev 4 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 PowerFLAT 3.3 x 3.3 type F mechanical data

Figure 15. PowerFLAT 3.3 x 3.3 type F drawing



8465286_Rev2


DS9257 - Rev 4 page 8/12



Table 7. PowerFLAT 3.3 x 3.3 type F mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
С	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
е	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
Н	0.25	0.40	0.55
K	0.65	0.75	0.85
L	0.30	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
J	8°	10°	12°

Figure 16. PowerFLAT 3.3 x 3.3 type F recommended footprint



8465286_Rev2_footprint

DS9257 - Rev 4 page 9/12



Revision history

Table 8. Document revision history

Date	Revision	Changes
04-Mar-2013	1	First release.
28-Nov-2013	2	 Modified: P_{TOT} value, silhouette and not found in cover page Modified: V_{GS} and P_{TOT} values in not found Modified: R_{thj-pcb} value and note ⁽¹⁾ in <i>Table 3: "Thermal data"</i> Modified: I_{GSS} test conditions value Modified: Q_g in <i>Table 5: "Dynamic"</i> Added: <i>Table 9: "PowerFLAT™ 3.3 x 3.3 type F mechanical data"</i>, <i>Figure 18: "PowerFLAT™ 3.3 x 3.3 type F drawing"</i> and <i>Figure 19: "PowerFLAT™ 3.3 x 3.3 type F recommended footprint"</i>. Minor text changes
26-Nov-2014	3	Updated Figure 1: "Internal schematic diagram". Added Section 4.1: "PowerFLAT™ 3.3 x 3.3 type C package information" and Section 4.2: "PowerFLAT™ 3.3 x 3.3 type F package information". Minor text changes.
09-Mar-2020	4	Updated Section 4 Package information. Minor text changes.

DS9257 - Rev 4 page 10/12



Contents

1	Electrical ratings			
2	Elec	trical characteristics	3	
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	7	
4	Pac	kage information	8	
	4.1	PowerFLAT 3.3 x 3.3 type F mechanical data	8	
Rev	vision	history	10	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS9257 - Rev 4 page 12/12