
# Ch3-ILP & its exploration

#### Ch3-2

- Dynamic scheduling--Tomasulo Algorithm
- Scoreboard + Register Renaming



3.4, 3.5





## Scoreboard vs. Tomasulo

#### □特点

- > Multiple multiplier, etc. Funcs
- ➤ Issue in order, Complete OOO
- ▶ IF→ Issue, Ro
- 4 stages pipeline
- Scoreboare centralized control

#### □缺点

> Stall when WAW, WAR

- Fewer Func, unpipelined
- Issue in order, Complete OOO
- FP op. queue, Reservation station, LD/S buffer, CDB
- Reg. Rename→No WAW, WAR
- Reduce structural hazard
- RAW detection decentralized—reservation
- CDB→ forwarding path





## Dynamic Scheduling with Tomasulo's Algorithm

- □For IBM 360/91 (before caches!)
- Goal: High Performance without special compilers
- □ Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
  - This led Tomasulo to try to figure out how to get more effective registers renaming in hardware!
- □ Why Study 1966 Computer?
- ☐ The descendants of this have flourished!
  - Alpha 21264, HP 8000, MIPS 10000, Pentium III, PowerPC 604, ...






### Tomasulo Algorithm

- □ Control & buffers distributed with Function Units (FU)
  - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming;
  - >avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- ☐ Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue





#### **Tomasulo Organization**



Common Data Bus (CDB)





## Reservation Station Components

#### Reservation station:

- Op: Operation to perform in the unit
- □Vj, Vk: Value of Source operands
  - > Store buffers has V field, result to be stored
- □Qj, Qk: Reservation stations producing source registers (value to be written)
  - ►Note: Qj,Qk=0 => ready
  - > Store buffers only have Qi for RS producing result
- □ A: hold info. for memory address calculation
- Busy: Indicates reservation station or FU is busy
- Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.





## Three Stages of Tomasulo Algorithm

- □Issue—get instruction from FP Op Queue

  If reservation station free (no structural hazard),
  control issues instr & sends operands (renames
  registers).
- □Execute—operate on operands (EX)

  When both operands ready then execute;

  if not ready, watch Common Data Bus for result
- ■Write result—finish execution (WB)
  Write on Common Data Bus to all awaiting units;
  mark reservation station available



## Data path

- □Normal data bus: data + destination ("go to" bus)
- □ Common data bus: data + source ("come from" bus)
  - ► 64 bits of data + 4 bits of Functional Unit source address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast
- □Example speed:

3 clocks for FI .pt. +,-; 10 for \*; 40 clks for /




Instruction state	Wait until	Action or bookkeeping
Issue FP Operation	Station r empty	<pre>if (Register Stat[rs].Qi ≠0)     {RS[r].Qj← RegisterStat[rs].Qi} else {RS[r].Vj← Regs[rs]; RS[r].Qj← 0}; if (RegisterStat[rt].Qi≠0)     {RS[r].Qk← RegisterStat[rt]Q.i} else {RS[r].Vk← Regs[rt]; RS[r].Qk← 0}; RS[r].Busy← yes; RegisterStat[rd].Qi=r;</pre>
Load or Store	Buffer r empty	<pre>if (Register Stat[rs].Qi ≠0)     {RS[r].Qj←RegisterStat[rs].Qi} else {RS[r].Vj←Regs[rs]; RS[r].Qj← 0}; RS[r].A← imm; RS[r].Busy← yes;</pre>
Load only		RegisterStat[rt].Qi=r;
Store only		<pre>if (Register Stat[rt].Qi ≠0)   {RS[r].Qk← RegisterStat[rs].Qi}   else {RS[r].Vk← Regs[rt]; RS[r].Qk← 0};</pre>
Execute FP Operation	(RS[r].Qj=0) and (RS[r].Qk=0)	Compute result: operands are in Vj and Vk
Load/Store step 1	RS[r].Qj=0 & r is head of load/store queue	RS[r].A←RS[r].Vj + RS[r].A;
Load step 2	RS[r].A<>0	Read from Mem[RS[r].A]
Write result FP Operation or Load	Execution complete at r & CDB available	$ \begin{array}{ll} \forall x ( \text{if } (\text{RegisterStat}[x].Qi=r) & \{\text{Regs}[x] \leftarrow \text{result}; \\ \text{RegisterStat}[x].Qi \leftarrow 0 \}); \\ \forall x ( \text{if } (\text{RS}[x].Qj=r) & \{\text{RS}[x].Vj \leftarrow \text{result}; \text{RS}[x].Qj \leftarrow 0 \}); \\ \forall x ( \text{if } (\text{RS}[x].Qk=r) & \{\text{RS}[x].Vk \leftarrow \text{result}; \text{RS}[x].Qk \leftarrow 0 \}); \\ \text{RS}[r].\text{Busy} \leftarrow \text{no}; \\ \end{array} $
Store	Execution complete at r & RS[r].Qk=0	$ \begin{array}{l} \texttt{Mem} [\texttt{RS}[\texttt{r}] . \texttt{A}] \leftarrow & \texttt{RS}[\texttt{r}] . \texttt{Vk}; \\ \texttt{RS}[\texttt{r}] . \texttt{Busy} \leftarrow & \texttt{no}; \end{array} $



#### Tomasulo Example

#### Instruction stream




#### Register result status:



Clock cycle counter








#### Register result status:

 Clock
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30


 1
 FU
 Load1
 Load1
 ...
 F30








#### Register result status:




## in

## Tomasulo Example Cycle 3




#### Register result status:



- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?








#### Register result status:

Load2 completing; what is waiting for Load2?







· Timer starts down for Add1, Mult1





```
Instruction status:
                                          Exec Write
                                   Exec
                                   Start
                                                              Busy Address
                                          Comp Result
   Instruction
                         k
                             Issue
   LD
             F6
                  34 +
                        R2
                                                       Load1
                                                                No
   LD
                  45 +
                        R3
                                                   5
                               2
                                                       Load2
                                                                No
   MULTD
             F<sub>0</sub>
                  F2
                        F4
                                                       Load3
                                                                No
   SUBD
            F8
                  F6
                        F2
   DIVD
            F10
                   F<sub>0</sub>
                        F6
   ADDD
            F6
                   F8
                        F2
Reservation Stations:
                                     SI
                                            S2
                                                  RS
                                                         RS
                                            Vk
           Time Name Busy
                                      Vi
                                                         Qk
                              Op
                            SUBD M(A1) M(A2)
                 Add1
                 Add2
                        Yes ADDD
                                          M(A2) Add1
                 Add3
                        No
               9 Mult1
                        Yes MULTDM(A2) R(F4)
                 Mult2
                            DIVD
                                          M(A1) Mult1
                        Yes
Register result status:
   Clock
                                     F2
                                                  F6
                                                         F8
                                                               F10
                                                                      F12
                                                                                    F30
                              F0
                                            F4
                        FU
                             Mult1
                                    M(A2)
                                                  Add2
                                                        Add1
                                                               Mult2
      6
```

· Issue ADDD here despite name dependency on F6?





Instructio	n sta	tus:			Exec	Exec	Write			
Instruction	n	j	k	Issue	Start	Comp	Result	+	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6			Load3	No	
SUBD	F8	F6	F2	4	6					
DIVD	F10	FO	<b>F6</b>	5						
ADDD	F6	F8	F2	6						
Reservatio	on St	ation	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	7 1	
	1	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	8	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
			·							

#### Register result status:

Clock		FO	F2	<i>F4</i>	F6	F8	F10	<i>F12</i>	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		





Instruction	n stai	tus:			Exec	Exec	Write			
Instructio	n	j	$\boldsymbol{k}$	Issue	start	Comp	Result	t	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	<b>R</b> 3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6			Load3	No	
SUBD	F8	F6	F2	4	6	8				
DIVD	F10	FO	F6	5	_					
ADDD	F6	F8	F2	6						
Reservatio	on Sta	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	0	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	7	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
Register r	esult	statu	s:				111		4	

Clock F0F2F4 *F6* F8 F10 F12 F30 FUM(A2)Mult1 Add2 Mult2

Add1 (SUBD) completing; what is waiting for it?



Instruction	on sta	tus:			Exec	Exec	Write				
Instruct	ion	j	$\boldsymbol{k}$	Issue	start	Comp	Result	t	Busy	Address	
LD	F6	34+	R2	1	2	3	4	Load1	No		
LD	F2	45+	R3	2	3	4	5	Load2	No		
MULTI	) F0	F2	F4	3	6			Load3	No		
SUBD	F8	F6	F2	4	6	8	9				
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6							
Reservat	ion St	ation	s:		<i>S1</i>	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
		Add1	No								
	3	Add2	Yes	ADDD	(M-M)	M(A2)					
		Add3	No								
	6	Mult1	Yes	MULTI	M(A2)	R(F4)					
		Mult2	Yes	DIVD		M(A1)	Mult1				
Register	result	statu	<i>s</i> :								

Clock		F0	F2	F4	<i>F</i> 6	F8	F10	F12	 F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		





**10** 

## Tomasulo Example Cycle 10

Instruction	ı sta	tus:			Exec	Exec	Write				
Instruction	n	j	k	Issue	start	Comp	Result		Busy	Address	
LD	F6	34+	R2	1	2	3	4	Load1	No		
LD	F2	45+	<b>R</b> 3	2	3	4	5	Load2	No		
MULTD	F0	F2	F4	3	6			Load3	No		
SUBD	F8	F6	F2	4	6	8	9				
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10						
Reservatio	n St	ations	<b>5:</b>		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
		Add1	No								
	2	Add2	Yes	ADDD	(M-M)	M(A2)					
		Add3	No								
	5	Mult1	Yes	MULTD	M(A2)	R(F4)					
		Mult2	Yes	DIVD		M(A1)	Mult1				
Register re	esult	statu	s:								
Clock				FO	<i>F</i> 2	F4	F6	F8	F10	F12	 F30



Add2

(M-M)

Mult2

Mult1 M(A2)

FU



Instructio	on sta	tus:			Exec	Exec	Write				
Instructi	on	j	k	Issue	start	Comp	Result	t	Busy	Address	
LD	F6	34+	R2	1	2	3	4	Load1	No		
LD	F2	45+	R3	2	3	4	5	Load2	No	111	
MULTE	F0	F2	<b>F</b> 4	3	6			Load3	No		
SUBD	F8	F6	F2	4	6	8	9				
DIVD	F10	FO	<b>F6</b>	5				34.7			
ADDD	F6	F8	F2	6	10						
Reservati	ion St	ations	5.		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
		Add1	No								
	1	Add2	Yes	ADDD	(M-M)	M(A2)					
		Add3	No								
	4	Mult1	Yes	MULTD	M(A2)	R(F4)					
		Mult2	Yes	DIVD		M(A1)	Mult1				
Register	result	statu	s:								

Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12	 F30
11	FU	Mult1	M(A2)	(1	M-M+N	M(M-M)	Mult2		





Instructio	n sta	itus:			Exec	Exec	Write			
Instruction	on	j	k	Issue	Start	Comp	Result	<del>t</del>	Busy	Address
LD	F6	34+	R2	1	2	_ 3	4	Load1	No	Troub!
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6			Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	12	Y 11			
Reservati	on Si	tation	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No			200				
	(	Add2	Yes	ADDD	(M-M)	M(A2)			, ,	
		Add3	No							
		3 Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

Add2 (ADDD) completing; what is waiting for it?





Instructio	on sta	tus:			Exec	Exec	Write			
Instructi	ion	$\dot{J}$	k	Issue	Start	Comp	Result	<u>t</u>	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	1
LD	F2	45+	<b>R</b> 3	2	3	4	5	Load2	No	The second second
MULTE	F0	F2	F4	3	6			Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	FO	<b>F6</b>	5						
ADDD	F6	F8	F2	6	10	12	13			
Reservati	ion Si	tations	7.		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		2 Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

· All simple operation are end here.





Ins	struction	ı sta	tus:			Exec	Exec	Write			
	Instruction	n	j	k	Issue	Start	Comp	Resul	t	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	
	MULTD	F0	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6	8	9			
	DIVD	F10	F0	F6	5						
	ADDD	F6	F8	F2	6	10	12	13			
Re	servatic	on St	ations	<b>5</b> :		S1	<i>S</i> 2	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
			Add2	No							
			Add3	No							
		1	Mult1	Yes	MULTE	M(A2)	<b>R</b> (F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			
Re	gister re	esult	statu	<b>S</b> :							

Clock F0*F*2 *F4 F*6 F8 F10 F12 F30 **14** FUMult1 M(A2)(M-M+N.(M-M) Mult2





Instructio	n sta	tus:			Exec	Exec	Write			
Instruction	on	j	k	Issue	Start	Comp	Result	t	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	100
LD	F2	45+	<b>R</b> 3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6	15		Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	12	13			
Reservati	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	0	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

· Mult1 (MULTD) completing; what is waiting for it?





Instruction status:

Clock

**16** 

#### Tomasulo Example Cycle 16

Instructio	rı sıa	ius.			Exec	Exec	vvrite				
Instruction	on	j	k	Issue	Start	Comp	Result	<u>t</u>	Busy	Address	
LD	F6	34+	R2	1	2	3	4	Load1	No		
LD	F2	45+	R3	2	3	4	5	Load2	No		
MULTD	F0	F2	F4	3	6	15	16	Load3	No		
SUBD	F8	F6	F2	4	6	8	9				
DIVD	F10	F0	F6	5				100			
ADDD	F6	F8	F2	6	10	12	13				
Reservation	on St	ations	<b>5</b> :		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
		Add1	No				7 11				
		Add2	No								
		Add3	No						III .		
		Mult1	No								
	40	Mult2	Yes	DIVD	M*F4	M(A1)					
Register r	esult	t statu	s:								

Free Free Write

· Just waiting for Mult2 (DIVD) to complete

M\*F4 M(A2)



*F30* 

F4

*F*6

F8

(M-M+N.(M-M) Mult2

F10

F12



Instructio	n sta	tus:			Exec	Exec	Write			
Instruction	on	j	k	Issue	Start	Comp	Result		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6	15	16	Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	FO	F6	5	17					
ADDD	F6	F8	F2	6	10	12	13			
Reservation	on St	ations	<b>5</b> :		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No						7///	
		Add3	No							
		Mult1	No							
	39	Mult2	Yes	DIVD	M*F4	M(A1)				

#### Register result status:

Clock		F0	F2	F4 F6	F8 $F$	10 F12	F30
17	FU	M*F4	M(A2)	(M-M+N)	(M-M) Mu	ılt2	





Instructio	n sta	tus:			Exec	Exec	Write			
Instruction	on	j	k	Issue	Start	Comp	Result	t	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6	15	16	Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	FO	F6	5	17			W		
ADDD	F6	F8	F2	6	10	12	13			
Reservati	on St	ations	S.:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No						7/4	
		Mult1	No							
		Mult2	Yes	DIVD	M*F4	M(A1)				

#### Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	 F30
55	FU	M*F4	M(A2)	(.	M-M+N	(M-M)	Mult2	4-5	





Instruction	ı sta	tus:			Exec	Exec	Write				
Instruction	n	j	k	Issue	Start	Comp	Result		Busy	Address	
LD	F6	34+	R2	1	2	3	4	Load1	No		
LD	F2	45+	R3	2	3	4	5	Load2	No		
MULTD	F0	F2	F4	3	6	15	16	Load3	No		
SUBD	F8	F6	F2	4	6	8	9				
DIVD	F10	F0	F6	5	17	56					
ADDD	F6	F8	F2	6	10	12	13				
Reservatio	n St	ations	<b>5:</b>		<i>S1</i>	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
		Add1	No								
		Add2	No								
		Add3	No								
		Mult1	No								
		Mult2	Yes	DIVD	M*F4	M(A1)					
Register re	esult	statu	s:								
Clock				F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	 F30
56			FU	M*F4	M(A2)		M-M+N	(M-M)	Mult2	100	

· Mult2 (DIVD) is completing; what is waiting for it?



Inst	truction	n sta	tus:				Exec	Exec	Write			
I	nstructio	n	j	k	Issue	?	Start	Comp	Resul	t	Busy	Address
I	LD	F6	34+	R2	1		2	3	4	Load1	No	
I	LD	F2	45+	R3	2		3	4	5	Load2	No	
N	MULTD	F0	F2	F4	3		6	15	16	Load3	No	
S	SUBD	F8	F6	F2	4		6	8	9			
I	OIVD	F10	F0	F6	5		17	56	57			
A	ADDD	F6	F8	F2	6		10	12	13			
Res	ervatio	on St	ations	S:			SI	<i>S</i> 2	RS	RS		
		Time	Name	Busy	Op		Vj	Vk	Qj	Qk		
			Add1	No								
			Add2	No								
			Add3	No								
			Mult1	No								
			Mult2	No								

#### Register result status:

 Once again: In-order issue, out-of-order execution and out-of-order completion.

## Tomasulo's scheme offers 3 major advantages

- ☐ The distribution of the hazard detection logic
  - > distributed reservation stations and the CDB
  - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- ☐ The elimination of stalls for WAW and WAR hazards





#### **Tomasulo Drawbacks**

- □ Complexity
  - Delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA: AQA 2/e, but not in silicon!
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - ► Each CDB must go to multiple functional units ⇒high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - Multiple CDBs ⇒ more FU logic for parallel assoc stores
- □Non-precise interrupts!
  - > We will address this later





## Why can Tomasulo overlap iterations of loops?

- □ Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- □ Reservation stations
  - Permit instruction issue to advance past integer control flow operations
  - Also buffer old values of registers totally avoiding the WAR stall that we saw in the scoreboard.
- Other perspective: Tomasulo building data flow dependency graph on the fly.



#### Tomasulo overlap iterations of loops

#### □ Register renaming

> Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

#### □Reservation stations

- Permit instruction issue to advance past integer control flow operations
- > Also buffer old values of registers totally avoiding the WAR stall that we saw in the scoreboard.
- □Other perspective: Tomasulo building data flow dependency graph on the fly.





## Loop Example

Instruction	on statu	is:				Exec	Write				
ITER	Instruct	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1				Load1	No		
1	<b>MULTD</b>	F4	F0	F2				Load2	No		
1	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	No		
2	<b>MULTD</b>	F4	F0	F2				Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	ion Stai	tions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result s	tatus									
Clock	R1	-	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
0	80	Fu							-		



#### Tomasulo Loop Example

Loop:	LD	FO	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ	R1	Loop	

- ☐ Assume Multiply takes 4 clocks
- ☐ Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- ☐ To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead





Instructi	on statu	s:				Exec	Write				
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	4		Load1	Yes	80	
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	No						SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
1	80	Fu	Load1						-		



Instructi	on statu	s:				Exec	Write				
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	4		Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1 –	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	R1				Store 1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						<b>MULTD</b>	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
2	80	Fu	Load1		Mult1				•		



Instructio	on statu	s:				Exec	Write				
ITER	Instructi	on	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	N <sub>0</sub>		
2	LD	F0	0	<b>R</b> 1				Store 1	Yes	80	Mult 1
2	MULTD	F4	FO	F2				Stor 2	No		
2	SD	F4	0	<b>R</b> 1				S.ore3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS			711	
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	FO	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
3	80	Fu	Load1		Mult1						
□lm	olicit	ren	amir	ng s	sets	up '	'Dat	aFlov	v"g	raph	46 62



Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	Yes	80	Mult1
2	<b>MULTD</b>	F4	F0	F2				Store2	No		
2	SD	F4	0	R1		1111		Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No				7///		LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	FO	F2
	Add3	No					7 1	SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
4	80	Fu	Load1		Mult1						







Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Comp	Result	1	Busy	Addr	Fu
-1	LD	F0	0	R1	1		-	Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	O	R1				Store 1	Yes	80	Mult1
2	MULTD	F4	FO	F2			- 77	Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	S2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No					11	SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1	7 1	SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
5	72	Fu	Load1		Mult1						







Instructi	on statu	s:				Exec	Write				
	Instruct		j	k	Issue	Comp			Busy	Addr	Fu
1	LD	F0	0	R1	1	1		Load1		80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3		-	Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No	_					LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No					11	SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1	4 📖	SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		FO	<i>F</i> 2	F4	F6	F8	F10	F12		F30
6	<b>72</b>	Fu	Load2		Mult1						

□Notice that F0 never sees Load from location 80





Instruction statu	us:				Exec	Write				
ITER Instruct	ion	j	k	Issue	Compl	Result	-	Busy	Addr	Fu
1 LD	F0	0	R1	1			Load1	Yes	80	
1 MULTD	F4	F0	F2	2			Load2	Yes	72	
1 SD	F4	0	R1	3			Load3	No		
2 LD	FO	0	R1	6			Store 1	Yes	80	Mult1
2 MULTD	F4	FO	F2	7			Store2	No		
2 SD	F4	0	<b>R</b> 1				Store3	No		
Reservation Stat	tions:			S1	<i>S</i> 2	RS				
Time Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
Add1	No					111	LD	FO	0	<b>R</b> 1
Add2	No						MULTD	F4	FO	F2
Add3	No						SD	F4	0	R1
Mult1	Yes	Multd		R(F2)	Load1	17 - 11	SUBI	R1	R1	#8
Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register result s	tatus									
Clock R1		FO	<i>F</i> 2	F4	F6	F8	F10	F12	• • •	F30
7 72	Fu	Load2		Mult2						

Register file completely detached from computation

☐ First and Second iteration completely overlapped



Instructio	on statu	s:				Exec	Write				
ITER	Instructi	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	4		Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1 —	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservati	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						<b>MULTD</b>	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		<b>BNEZ</b>	R1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	72	Fu	Load2		Mult2				,		



Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Comp	Result	1	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	100	Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store 1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7		- 77.2	Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	O	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• •	F30
9	72	Fu	Load2		Mult2						

□Load1 completing: who is waiting? □Note: Dispatching SUBI





Instruction statu	ıs:				Exec	Write				
ITER Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1 LD	FO	0	<b>R</b> 1	1	9	10	Load1	No		
1 MULTD	F4	F0	F2	2			Load2	Yes	72	
1 SD	F4	0	R1	3			Load3	No		
2 LD	FO	0	<b>R</b> 1	6	10		Store 1	Yes	80	Mult1
2 MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2 SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservation Sta	tions:			S1	S2	RS				
Time Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
Add1	No						LD	F0	0	R1
Add2	No						MULTD	F4	F0	F2
Add3	No						SD	F4	0	R1
4 Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8
Mult2	Yes	Multd		<b>R</b> (F2)	Load2		BNEZ	R1	Loop	
Register result s	tatus									
Clock R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12	• • •	F30
10 64	Fu	Load2		Mult2			7	(market)		

□Load2 completing: who is waiting? □Note: Dispatching BNEZ





Instruction statu	s:				Exec	Write				
ITER Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1 LD	F0	0	R1	1	9	10	Load1	No		
1 MULTD	F4	F0	F2	2			Load2	No		
1 SD	F4	0	R1	3			Load3	Yes	64	
2 LD	FO	0	<b>R</b> 1	6	10	11	Store 1	Yes	80	Mult1
2 MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2 SD	F4	O	R1	8			Store3	No		
Reservation Stat	ions:			S1	<i>S</i> 2	RS				
Time Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
Add1	No						LD	F0	0	<b>R</b> 1
Add2	No						MULTD	F4	FO	F2
Add3	No						SD	F4	0	R1
3 Mult1	Yes	Multd	M[80]	R(F2)		7 1	SUBI	R1	<b>R</b> 1	#8
4 Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	
Register result si	tatus									
Clock R1		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12	• • •	F30
11 64	Fu	Load3		Mult2					-	

□Next load in sequence





Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
-1	LD	F0	0	R1	1	9	10	Load1	No	1112	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12		F30
12	64	Fu	Load3		Mult2						

□Why not issue third multiply?





Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	O	<b>R</b> 1
	Add2	No					1 1	MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
1	Mult1	Yes	Multd	<b>M</b> [80]	R(F2)		, 1	SUBI	R1	R1	#8
2	Mult2	Yes	Multd	<b>M</b> [72]	<b>R</b> (F2)			BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	F2	F4	F6	F8	F10	F12	•••	F30
13	64	Fu	Load3		Mult2						





Instructio	on statu	<i>s</i> :				Exec	Write				
ITER	Instruct	ion	j	k	Issue	Comp	Result	-	Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	FO	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	<b>F</b> 4	F0	<b>F2</b>	7		- 7	Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservati	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No					1111	LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No					11	SD	F4	0	<b>R</b> 1
0	Mult1	Yes	Multd	<b>M</b> [80]	R(F2)		4	SUBI	R1	R1	#8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		FO	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12		F30
14	64	Fu	Load3		Mult2						

■Mult1 completing. Who is waiting?





Instructio	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result	-	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		1-00
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	- //	Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	FO	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	No						SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12		F30
15	64	Fu	Load3		Mult2						

■Mult2 completing. Who is waiting?





Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		1-13
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store 1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8	//////		Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No					11	MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
16	64	Fu	Load3		Mult1						



Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	$\boldsymbol{k}$	Issue	Compl	Result	-	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No					HH	MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No					1.0	<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
17	64	Fu	Load3		Mult1						



Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18		Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No					7 0	MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						BNEZ	<b>R</b> 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
18	64	Fu	Load3		Mult1				7		142 3 9



Instruction state	us:				Exec	Write				
ITER Instruc	tion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1 LD	F0	0	R1	1	9	10	Load1	No		
1 MULTE	) F4	F0	F2	2	14	15	Load2	No		
1 SD	F4	0	<b>R</b> 1	3	18	19	Load3	Yes	64	
2 LD	F0	0	R1	6	10	11	Store1	No		
2 MULTI	) F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2 SD	F4	0	R1	8	19		Store3	Yes	64	Mult1
Reservation Sta	tions:			S1	<i>S</i> 2	RS				
Time Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
Add1	No						LD	F0	0	R1
Add2	No						MULTD	F4	F0	F2
Add3	No						SD	F4	0	R1
Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
Mult2	No						<b>BNEZ</b>	R1	Loop	
Register result s	status									
<i>Clock</i> R1		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
19 64	Fu	Load3		Mult1				_		



Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	<b>R</b> 1	8	19	20	Store3	Yes	64	Mult1
Reservat	tion Stat	ions:			<i>S1</i>	S2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						BNEZ	<b>R</b> 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
20	64	Fu	Load3		Mult1				7		



## Summary of Tomasulo Algorithm

- Reservations stations: implicit register renaming to larger set of registers + buffering source operands
  - > Prevents registers as bottleneck
  - > Avoids WAR, WAW hazards of Scoreboard
  - > Allows loop unrolling in HW
- ■Not limited to basic blocks
  - > (integer units gets ahead, beyond branches)
- □ Lasting Contributions
  - > Dynamic scheduling
  - > Register renaming
  - > Load/store disambiguation
- □360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264





### What about Precise Interrupts?

□Tomasulo had:

In-order issue, out-of-order execution, and outof-order completion

- □Need to "fix" the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.
  - → Speculation, Reorder buffer! (later)





### Scoreboard vs. Tomasulo

#### □特点

- Multiple multiplier, etc. Funcs
- ➤ Issue in order, Complete OOO
- > IF→ Issue, Ro
- 4 stages pipeline
- Scoreboare centralized control

#### □缺点

> Stall when WAW, WAR

#### 特点

- Fewer Func, unpipelined
- Issue in order, Complete OOO
- FP op. queue, Reservation station, LD/ST buffer, CDB
- 3 stages pipeline
- Reg. Rename→No WAW, WAR
- Reduce structural hazard
- RAW detection decentralized—reservation
- CDB→ forwarding path

·Can Scoreboard avoid WAW, WAR with Reg. Rename?



## Scoreboard Pipeline stage description

#### □ Issue: a instruction is issued when

- > The functional unit is available and
- > No other active instruction has the same destination register.
- > Avoid strutural hazard and WAW hazard

#### □Read Operands (RD)

- > The read operation is delayed until both the operands are available.
- > This means that no previously issued but ncompleted instruction has the operand as its destination.
- > This resolves RAW hazards dynamically

#### □Execution (EX)

Notify the scoreboard when completed so the functional unit can be reused.

#### ■Write result (WB)

The scoreboard checks for WAR hazards and stalls the completing instruction if necessary.



## The scoreboard algorithm

- □ Scoreboard-takes full responsibility for instruction issue and execution
  - > Create the dependence records
  - > Decide when to fetch the operand
  - > Decide when to enter execution
  - > Decide when the result can be written into the register file
- ☐ Three data structure
  - ➤ Instruction status:
    - which of the four steps the instruction is in
  - Functional unit status: buzy,op,Fi, Fj,Fk,Qj,Qk,Rj,Rk
  - > Register result status:
    - which functional unit will write that register





### **Explicit Register Renaming**

- Make use of a physical register file that is larger than number of registers specified by ISA
- □ Key insight: Allocate a new physical destination register for every instruction that writes
  - ➤ Very similar to a compiler transformation called Static Single Assignment (SSA) form but in hardware!
  - > Removes all chance of WAR or WAW hazards
  - > Like Tomasulo, good for allowing full out-of-order completion
  - > Like hardware-based dynamic compilation?
- ■Mechanism? Keep a translation table:
  - ➤ ISA register ⇒ physical register mapping
  - > When register written, replace entry with new register from freelist.
  - > Physical register becomes free when not used by any active instructions



# M Advantages of Explicit Renaming

- □ Decouples renaming from scheduling:
  - Pipeline can be exactly like "standard" MIPS pipeline (perhaps with multiple operations issued per cycle)
  - >Or, pipeline could be Tomasulo-like or a scoreboard, etc.
  - >Standard forwarding or bypassing could be used
- □ Allows data to be fetched from single register file
  - No need to bypass values from reservation station or reorder buffer
  - > This can be important for balancing pipeline





### Adv. Explicit Rope

- Many processors use a variant of this technique:
  - >R10000, Alpha 21264, HP PA8000
- □ Another way to get precise interrupt points:
  - > All that needs to be "undone" for precise break point is to undo the table mappings
  - Provides an interesting mix between reorder buffer and future file
    - Results are written immediately back to register file
    - Registers names are "freed" in program order (by ROB)






## **Explicit Renaming Support Includes:**

- Rapid access to a table of translations
- A physical register file that has more registers than specified by the ISA
- □ Ability to figure out which physical registers are free.
  - No free registers ⇒ stall on issue
- □ Thus, register renaming doesn't require reservation stations. However:
  - Many modern architectures use explicit register renaming + Tomasulo-like reservation stations to control execution.
- □Two Questions:
  - > How do we manage the "free list"?
  - > How does Explicit Register Renaming mix with Precise Interupts?









- □ Physical register file larger than ISA register file
- ■On issue, each instruction that modifies a register is allocated new physical register from freelist






- □Note that physical register P0 is "dead" (or not "live") past the point of this load.
  - >When we go to commit the load, we free up













ZHEJIANG UNIVERSITY








ZHEJIANG UNIVERSITY






ZHEJIANG UNIVERSITY



# Can we use explicit register renaming with scoreboard?





# Four Stages of Scoreboard Control With Explicit Renaming

- □ Issue—decode instructions & check for structural hazards & allocate new physical register for result
  - > Instructions issued in program order (for hazard checking)
  - > Don't issue if no free physical registers
  - > Don't issue if structural hazard
- Read operands—wait until no hazards, read operands
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
- Execution—operate on operands
  - The functional unit begins execution upon receiving operands.
    When the result is ready, it notifies the scoreboard
- □ Write result—finish execution
- □Note: No checks for WAR or WAW hazards!



# in

# Scoreboard With Explicit Renaming

nstruction	n sta	tus:		Re	ead	Exec	Write
Instructio	n	j	k	Issue O	per	Comp	Result
LD	F6	34+	R2				1
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2			- 11	

#### Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No		1 14		111	110			7
Int2	No								
Mult1	No								
Add	No								
Divide	No								

dest S1

#### Register Rename and Result


Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
	FU	P0	P2	P4	P6	P8	P10	P12		P30

· Initialized Rename Table



FU Fi? Fk?

- · Each instruction allocates free register
- · Similar to single-assignment compiler transformation



Functional unit status:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2		- 1111		Yes
Int2	No								100
Mult1	No								
Add	No								
Divide	No								

#### Register Rename and Result

*F6* F8 Clock *F4 F10 F30* F2*F12* F0FUP0 P2 P4 P32 P8 P10 P12 P30

ZHEJIANG UNIVERSITY

struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	$\boldsymbol{k}$	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2			
LD	F2	45+	R3	2				
MULTD	F0	F2	F4					
SUBD	F8	F6	F2					7/191
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

No

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				No
Int2	Yes	Load	P34		R3				Yes
Mult1	No								
Add	No								_

#### Register Rename and Result

Divide

Clock		F0	<i>F</i> 2	F4	<i>F</i> 6	F8	F10	F12	•••	F30
2	FU	P0	P34	P4	P32	P8	P10	P12		P30



Instructi	ion s	tatus:
-----------	-------	--------

Instruction

LD

LD

**MULTD** 

**SUBD** 

**DIVD** 

**ADDD** 

tus:			Read	Exec	Exec Write
j	k	Issue	Oper	start	Comp Result
34+	R2	1	2	3	
45+	R3	2	3		
F2	F4	3			
F6	F2				No.
F0	F6				
F8	F2				

dest S1

#### Functional unit status:

F6

F2

F0

F8

F10

F6

Time Name

Int1

Int2

Mult1

Add

Divide

		CCCC	~ I	~_	1 0	1 0	<b>-</b> J •	1
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Yes	Load	P32		R2				No
	Load			R3				No
Yes	Multd	P36	P34	P4	Int2		No	Yes
No								
No								

S2 FU FU Fi? Fk?

Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12	•••	F30
3	FU [	P36	P34	P4	P32	P8	P10	P12		P30



## Next step Int1 will write result, where need the value?

In	struction	ı sta	tus:			Read	Exec	Exec	Write
	Instruction j			k	Issue	Oper	start	Comp	Result
	LD	F6	34+	R2	1	2	3	4	
	LD	F2	45+	R3	2	3	4		- 15
	MULTD	F0	F2	F4	3				9 117
	SUBD	F8	F6	F2	4				
	DIVD	F10	F0	<b>F6</b>					
	ADDD	F6	F8	F2					

_			
L'and	ictional	1111114	atatua
T III	16~116)81611	'	XIIIIXX
A VVII		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	

l unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				No
Int2	Yes	Load	P34		<b>R</b> 3				No
Mult1	Yes	Multd		P34	P4	Int2		No	Yes
Add	Yes	Sub	P38	P32	P34	[Int1]	Int2	No	No
Divide	No								

Clock		F0	F2	<i>F4</i>	F6	F8	F10	F12	•••	F30
4	FU	P36	P34	P4	(P32)	P38	P10	P12		P30



### Next step Int2 will write result, where need the value?

Instructio	n sta	tus:			Read	Exec	Ехес	Write
Instruction	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	(5)	-
MULTD	F0	F2	F4	3				
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				11.34
ADDD	F6	F8	F2					

Functional unit status:	•		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	Yes	Load	P34		R3				No
Mult1	Yes	Multd	P36	(P34)	P4	Int2		No	Yes
Add	Yes	Sub	P38	P32v	(P34)		Int2	Yes	No
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

#### Register Rename and Result

 Clock
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 5
 FU
 P36
 P34
 P4
 P32
 P38
 P40
 P12
 P30

ZHEJIANG UNIVERSITY

# Why ADDD not issue? Structure hazard! Adder is occupied by with SUBD.

In	struction	ı sta	tus:			Read	Exec	Exec	Write
	Instruction j		k	Issue	Oper	start	Comp	Result	
	LD	F6	34+	R2	1	2	3	4	5
	LD	F2	45+	R3	2	3	4	5	6
	MULTD	F0	F2	F4	3				
	SUBD	F8	F6	F2	4				
	DIVD	F10	F0	F6	5				
	ADDD	F6	F8	F2					

Functional unit status:		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No							'n _	
Mult1	Yes	Multd	P36	P34v	P4			Yes	Yes
Add	Yes	Sub	P38	P32v	P34v			Yes	Yes
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
6	FU	P36	P34	P4	P32	P38	P40	P12		P30



n	struction	n sta	tus:			Read	Exec	Exec	Write
	Instruction j			k	Issue	Oper	start	Comp	Result
	LD	F6	34+	R2	1	2	3	4	5
	LD	F2	45+	R3	2	3	4	5	6
	MULTD	F0	F2	F4	3	7			177
	SUBD	F8	F6	F2	4	7			
	DIVD	F10	F0	F6	5				1170
	ADDD	F6	F8	F2					

Yes

Functional unit status:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	Yes	Multd	P36	P34v	P4			No	No
Add	Yes	Sub	P38	P32v	P34v			No	No

P40

Divd

P36

P32

Mult1

No

Yes

ZHEJIANG UNIVERSITY

#### Register Rename and Result

Divide

Clock F8 *F2 F4 F6 F10 F12 F30* F0FUP36 P34 P4 P32 P38 P40 P12

#### Ment Step Adder will complete execution

## Renamed Scoreboard 8

struction	n sta	tus:			Read	Exec	Exec	Write
Instruction		j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5		1719		
ADDD	F6	F8	F2					

Functional unit status:	dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No			1111	- 111				

Int2
9 Mult1
1 Add

Divide

No Multd P36 P34v P4 Yes Yes Sub P38 P32v P34v Yes Divd P40 P36 P32v

#### Register Rename and Result

Clock FU

F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10
P36	P34	P4	P32	P38	P40



F12

No

No

No

Mult1

No

No

Yes

*F30* 



## Next step Adder will write result, where need the value?

LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	(9)	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

#### Functional unit status:

tiliti stellius				~ =	~ -			<b>-</b> J ·	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
8 Mult1	Yes	Multd	P36	P34v	P4			No	No
0 Add	Yes	Sub	P38	P32v	P34v			No	No
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

dest S1 S2 FU FU Fi? Fk?

Clock		F0	<i>F</i> 2	F4	<i>F</i> 6	F8	F10	F12	•••	F30
9	FU	P36	P34	P4	P32	P38	P40	P12		P30



Adder is cleared, so ADDD can be issued next cycle.

Instruction status: Instruction LD 34 + R2F6 45+ R3 LD F2 **MULTD** F0 F2 F4 **SUBD** F8 F6 F2 DIVD F10 F0 **F6** 

F6

F8

F2

	Read			Write
Issue	<i>Oper</i>		Comp	Result
1	2	3	4	5
2	3	4	5	6
3	7	8		
4	7	8	9	10
5				-110
•				

Functional unit status:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No								
Int2	No								
7 Mult1	Yes	Multd	P36	P34v	P4			No	No
Add	No								
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

#### Register Rename and Result

Clock 10

**ADDD** 

*F4 F6* F8 F10 F12 F30 F2F0FUP36 P34 P4 P32 P38 P40 P12 P30



#### Notice that P32 not listed in Rename Table

- Still live. Must not be reallocated by accident

Instruction status:		Read		Exec	Write	16	
Instruction j	k Issue	Oper		Comp	Result		
LD F6 34+	R2 1	2	3	4	5		
LD F2 45+	R3 2	3	4	5	6		
MULTD F0 F2	F4 3	7	8				
SUBD F8 F6	F2 4	7	8	9	10		
DIVD F10 F0	F6) 5						
ADDD F6 F8	F2 11		WA	R dep	pende	nce	
			- 11				
Functional unit state	tus:		dest	S1	S2	FU	FU

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No				W	AR H	azard	gone!	
6 Mult1	Yes	Multd	P36	¥34	F4			No	No
Add	Yes	Addd	P42	P38	P3#			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1	- 11	No	Yes

#### Register Rename and Result

Clock		F0	F2	<i>F4</i>	<i>F</i> 6	F8	F10	F12	•••	F30
11	FU	P36	P34	P4	P42	P38	P40	P12		P30



Fk?

struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	$\boldsymbol{k}$	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	- 11		

Functional unit status:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Fi	Fj	Fk	Qj	Qk	Rj	Rk		
Int1	No								
Int2	No								
5 Mult1	Yes	Multd	P36	P34	P4			No	No
(2)Add	Yes	Addd	P42	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	F2	F4	<i>F</i> 6	F8	F10	F12	•••	F30
12	FU	P36	P34	P4	P42	P38	P40	P12		P30



struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	(13)		

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									l
4 Mult1	Yes	Multd	P36	P34	P4			No	No	
(1)Add	Yes	Addd	P42	P38	P34			Yes	Yes	
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes	l

Clock		F0	F2	F4	<i>F</i> 6	F8	F10	F12	•••	F30
13	FU [	P36	P34	P4	P42	P38	P40	P12		P30



struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	$\dot{J}$	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				111
ADDD	F6	F8	F2	11	12	13	(14)	

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								100
3 Mult1	Yes	Multd	P36	P34	P4			No	No
0 Add	Yes	Addd	(P42)	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock									F30
14	FU	P36	P34	P4	(P42)	P38	P40	P12	P30



structio	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	13	14	15

Functional unit status			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
2 Mult1	Yes	Multd	P36	P34	P4			No	No
Add	No								
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	F2	F4	<i>F</i> 6	F8	F10	F12	•••	F30
15	FU [	P36	P34	P4	P42	P38	P40	P12		P30



	nstructi	ion	status:
_			

F6

F2

F0

F8

F10

F6

Instruction

LD

LD

**MULTD** 

**SUBD** 

**DIVD** 

**ADDD** 

ius.			Keaa	Exec	Exec	write
$\dot{j}$	k	Issue	Oper	start	Comp	Result
34+	R2	1	2	3	4	5
45+	R3	2	3	4	5	6
F2	F4	3	7	8		
F6	F2	4	7	8	9	10
F0	F6	5				7726
F8	F2	11	12	13	14	15

dest

Doad Evon Evon Write

#### Functional unit status:

									U	
Time Na	me	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int	:1	No								
Int	2	No								
1 Mu	ılt1	Yes	Multd	P36	P34	P4			No	No
Ad	ld	No								
Div	vide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

SI

S2 FU FU Fj?

ZHEJIANG UNIVERSITY

#### Register Rename and Result

Clock *F6* F8 *F10 F12 F30 F2 F4* F0**16** FUP36 P34 P4 P42 P38 P40 P30 P12

struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	$\boldsymbol{k}$	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8	(17)	
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	13	14	15

Functional unit status	dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								

Int2 No P36 Multd P34 0 Mult1 Yes **P**4 No No Add No (P36) Divide Divd P40 P32 Mult1 No Yes Yes

#### Register Rename and Result

F10 F12 Clock *F4 F*6 F8 F30 *F2* F0P34 FU (P36) **17** P4 P42 P38 P40 P12 P30



In	struction	n sta	tus:			Read	Exec	Exec	Write
	Instructio	n	j	k	Issue	Oper	Start	Comp	Result
	LD	F6	34+	R2	1	2	3	4	5
	LD	F2	45+	R3	2	3	4	5	6
	MULTD	F0	F2	F4	3	7	8	17	18
	SUBD	F8	F6	F2	4	7	8	9	10
	DIVD	F10	F0	F6	5				-1170
	ADDD	F6	F8	F2	11	12.	13	14	15

Functional unit status:	dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								100
Mult1	No								
Add	No								
Divide	Yes	Divd	P40	P36v	P32	Mult1		Yes	Yes

#### Register Rename and Result

Clock *F2 F6* F8 *F30 F4 F10 F12* F018 FUP36 P34 P4 P42 P38 P40

ZHEJIANG UNIVERSITY

struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8	17	18
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5	19			
ADDD	F6	F8	F2	11	12	13	14	15

Functional unit status:	dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?			
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
Mult1	No									
Add	No									
40 Divide	Yes	Divd	P40	P36	P32	Mult1		NO	NO	

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
19	FU	P36	P34	P4	P42	P38	P40	P12		P30





## Summary #2

- ■Explicit Renaming: more physical registers than needed by ISA.
  - Separates renaming from scheduling
    - Opens up lots of options for resolving RAW hazards
  - Rename table: tracks current association between architectural registers and physical registers
  - Potentially complicated rename table management

